All of lore.kernel.org
 help / color / mirror / Atom feed
From: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
To: Hanjun Guo <hanjun.guo@linaro.org>
Cc: Catalin Marinas <Catalin.Marinas@arm.com>,
	"Rafael J. Wysocki" <rjw@rjwysocki.net>,
	Will Deacon <Will.Deacon@arm.com>,
	Olof Johansson <olof@lixom.net>,
	"grant.likely@linaro.org" <grant.likely@linaro.org>,
	Arnd Bergmann <arnd@arndb.de>,
	Mark Rutland <Mark.Rutland@arm.com>,
	"graeme.gregory@linaro.org" <graeme.gregory@linaro.org>,
	Sudeep Holla <Sudeep.Holla@arm.com>,
	"jcm@redhat.com" <jcm@redhat.com>,
	Marc Zyngier <Marc.Zyngier@arm.com>,
	Mark Brown <broonie@kernel.org>, Robert Richter <rric@kernel.org>,
	Timur Tabi <timur@codeaurora.org>,
	Ashwin Chaugule <ashwinc@codeaurora.org>,
	"suravee.suthikulpanit@amd.com" <suravee.suthikulpanit@amd.com>,
	"linux-acpi@vger.kernel.org" <linux-acpi@vger.kernel.org>,
	"linux-arm-kernel@lists.infradead.org"
	<linux-arm-kernel@lists.infradead.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	linaro-acpi@lists.linaro.
Subject: Re: [PATCH v10 14/21] ACPI / processor: Make it possible to get CPU hardware ID via GICC
Date: Thu, 12 Mar 2015 15:41:17 +0000	[thread overview]
Message-ID: <20150312154117.GD18414@red-moon> (raw)
In-Reply-To: <1426077587-1561-15-git-send-email-hanjun.guo@linaro.org>

On Wed, Mar 11, 2015 at 12:39:40PM +0000, Hanjun Guo wrote:
> Introduce a new function map_gicc_mpidr() to allow MPIDRs to be obtained
> from the GICC Structure introduced by ACPI 5.1, since MPIDR for ARM64 is
> 64-bit, so typedef u64 for phys_cpuid_t.
> 
> The ARM architecture defines the MPIDR register as the CPU hardware
> identifier. This patch adds the code infrastructure to retrieve the MPIDR
> values from the ARM ACPI GICC structure in order to look-up the kernel CPU
> hardware ids required by the ACPI core code to identify CPUs.

Nit: To me the two paragraphs above should be swapped, current log
sounds odd; first you define what an MPIDR is, then define what the patch
does with it, no need to respin.

I still have some reservations related to ACPI core code mapping
of physical to logical CPUs, in particular I loathe the multiple parsing
of MADT to get the same values twice - create cpu_logical_map and map
processor objects to logical cpu ids - but given the current state of
affairs, this patch looks fine:

Acked-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>

> CC: Rafael J. Wysocki <rjw@rjwysocki.net>
> CC: Catalin Marinas <catalin.marinas@arm.com>
> CC: Will Deacon <will.deacon@arm.com>
> Tested-by: Suravee Suthikulpanit <Suravee.Suthikulpanit@amd.com>
> Tested-by: Yijing Wang <wangyijing@huawei.com>
> Tested-by: Mark Langsdorf <mlangsdo@redhat.com>
> Tested-by: Jon Masters <jcm@redhat.com>
> Tested-by: Timur Tabi <timur@codeaurora.org>
> Tested-by: Robert Richter <rrichter@cavium.com>
> Acked-by: Robert Richter <rrichter@cavium.com>
> Reviewed-by: Grant Likely <grant.likely@linaro.org>
> Signed-off-by: Hanjun Guo <hanjun.guo@linaro.org>
> ---
>  arch/arm64/include/asm/acpi.h | 12 ++++++++++++
>  drivers/acpi/processor_core.c | 30 ++++++++++++++++++++++++++++++
>  2 files changed, 42 insertions(+)
> 
> diff --git a/arch/arm64/include/asm/acpi.h b/arch/arm64/include/asm/acpi.h
> index 9719921..eea0bc3 100644
> --- a/arch/arm64/include/asm/acpi.h
> +++ b/arch/arm64/include/asm/acpi.h
> @@ -13,6 +13,8 @@
>  #define _ASM_ACPI_H
>  
>  #include <linux/mm.h>
> +#include <asm/cputype.h>
> +#include <asm/smp_plat.h>
>  
>  /* Basic configuration for ACPI */
>  #ifdef	CONFIG_ACPI
> @@ -27,6 +29,9 @@ static inline void __iomem *acpi_os_ioremap(acpi_physical_address phys,
>  }
>  #define acpi_os_ioremap acpi_os_ioremap
>  
> +typedef u64 phys_cpuid_t;
> +#define PHYS_CPUID_INVALID INVALID_HWID
> +
>  #define acpi_strict 1	/* No out-of-spec workarounds on ARM64 */
>  extern int acpi_disabled;
>  extern int acpi_noirq;
> @@ -59,6 +64,13 @@ static inline void enable_acpi(void)
>  }
>  
>  /*
> + * The ACPI processor driver for ACPI core code needs this macro
> + * to find out this cpu was already mapped (mapping from CPU hardware
> + * ID to CPU logical ID) or not.
> + */
> +#define cpu_physical_id(cpu) cpu_logical_map(cpu)
> +
> +/*
>   * It's used from ACPI core in kdump to boot UP system with SMP kernel,
>   * with this check the ACPI core will not override the CPU index
>   * obtained from GICC with 0 and not print some error message as well.
> diff --git a/drivers/acpi/processor_core.c b/drivers/acpi/processor_core.c
> index 51cc299..b1ec78b 100644
> --- a/drivers/acpi/processor_core.c
> +++ b/drivers/acpi/processor_core.c
> @@ -83,6 +83,31 @@ static int map_lsapic_id(struct acpi_subtable_header *entry,
>  	return 0;
>  }
>  
> +/*
> + * Retrieve the ARM CPU physical identifier (MPIDR)
> + */
> +static int map_gicc_mpidr(struct acpi_subtable_header *entry,
> +		int device_declaration, u32 acpi_id, phys_cpuid_t *mpidr)
> +{
> +	struct acpi_madt_generic_interrupt *gicc =
> +	    container_of(entry, struct acpi_madt_generic_interrupt, header);
> +
> +	if (!(gicc->flags & ACPI_MADT_ENABLED))
> +		return -ENODEV;
> +
> +	/* device_declaration means Device object in DSDT, in the
> +	 * GIC interrupt model, logical processors are required to
> +	 * have a Processor Device object in the DSDT, so we should
> +	 * check device_declaration here
> +	 */
> +	if (device_declaration && (gicc->uid == acpi_id)) {
> +		*mpidr = gicc->arm_mpidr;
> +		return 0;
> +	}
> +
> +	return -EINVAL;
> +}
> +
>  static phys_cpuid_t map_madt_entry(int type, u32 acpi_id)
>  {
>  	unsigned long madt_end, entry;
> @@ -111,6 +136,9 @@ static phys_cpuid_t map_madt_entry(int type, u32 acpi_id)
>  		} else if (header->type == ACPI_MADT_TYPE_LOCAL_SAPIC) {
>  			if (!map_lsapic_id(header, type, acpi_id, &phys_id))
>  				break;
> +		} else if (header->type == ACPI_MADT_TYPE_GENERIC_INTERRUPT) {
> +			if (!map_gicc_mpidr(header, type, acpi_id, &phys_id))
> +				break;
>  		}
>  		entry += header->length;
>  	}
> @@ -143,6 +171,8 @@ static phys_cpuid_t map_mat_entry(acpi_handle handle, int type, u32 acpi_id)
>  		map_lsapic_id(header, type, acpi_id, &phys_id);
>  	else if (header->type == ACPI_MADT_TYPE_LOCAL_X2APIC)
>  		map_x2apic_id(header, type, acpi_id, &phys_id);
> +	else if (header->type == ACPI_MADT_TYPE_GENERIC_INTERRUPT)
> +		map_gicc_mpidr(header, type, acpi_id, &phys_id);
>  
>  exit:
>  	kfree(buffer.pointer);
> -- 
> 1.9.1
> 
> 

WARNING: multiple messages have this Message-ID (diff)
From: lorenzo.pieralisi@arm.com (Lorenzo Pieralisi)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v10 14/21] ACPI / processor: Make it possible to get CPU hardware ID via GICC
Date: Thu, 12 Mar 2015 15:41:17 +0000	[thread overview]
Message-ID: <20150312154117.GD18414@red-moon> (raw)
In-Reply-To: <1426077587-1561-15-git-send-email-hanjun.guo@linaro.org>

On Wed, Mar 11, 2015 at 12:39:40PM +0000, Hanjun Guo wrote:
> Introduce a new function map_gicc_mpidr() to allow MPIDRs to be obtained
> from the GICC Structure introduced by ACPI 5.1, since MPIDR for ARM64 is
> 64-bit, so typedef u64 for phys_cpuid_t.
> 
> The ARM architecture defines the MPIDR register as the CPU hardware
> identifier. This patch adds the code infrastructure to retrieve the MPIDR
> values from the ARM ACPI GICC structure in order to look-up the kernel CPU
> hardware ids required by the ACPI core code to identify CPUs.

Nit: To me the two paragraphs above should be swapped, current log
sounds odd; first you define what an MPIDR is, then define what the patch
does with it, no need to respin.

I still have some reservations related to ACPI core code mapping
of physical to logical CPUs, in particular I loathe the multiple parsing
of MADT to get the same values twice - create cpu_logical_map and map
processor objects to logical cpu ids - but given the current state of
affairs, this patch looks fine:

Acked-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>

> CC: Rafael J. Wysocki <rjw@rjwysocki.net>
> CC: Catalin Marinas <catalin.marinas@arm.com>
> CC: Will Deacon <will.deacon@arm.com>
> Tested-by: Suravee Suthikulpanit <Suravee.Suthikulpanit@amd.com>
> Tested-by: Yijing Wang <wangyijing@huawei.com>
> Tested-by: Mark Langsdorf <mlangsdo@redhat.com>
> Tested-by: Jon Masters <jcm@redhat.com>
> Tested-by: Timur Tabi <timur@codeaurora.org>
> Tested-by: Robert Richter <rrichter@cavium.com>
> Acked-by: Robert Richter <rrichter@cavium.com>
> Reviewed-by: Grant Likely <grant.likely@linaro.org>
> Signed-off-by: Hanjun Guo <hanjun.guo@linaro.org>
> ---
>  arch/arm64/include/asm/acpi.h | 12 ++++++++++++
>  drivers/acpi/processor_core.c | 30 ++++++++++++++++++++++++++++++
>  2 files changed, 42 insertions(+)
> 
> diff --git a/arch/arm64/include/asm/acpi.h b/arch/arm64/include/asm/acpi.h
> index 9719921..eea0bc3 100644
> --- a/arch/arm64/include/asm/acpi.h
> +++ b/arch/arm64/include/asm/acpi.h
> @@ -13,6 +13,8 @@
>  #define _ASM_ACPI_H
>  
>  #include <linux/mm.h>
> +#include <asm/cputype.h>
> +#include <asm/smp_plat.h>
>  
>  /* Basic configuration for ACPI */
>  #ifdef	CONFIG_ACPI
> @@ -27,6 +29,9 @@ static inline void __iomem *acpi_os_ioremap(acpi_physical_address phys,
>  }
>  #define acpi_os_ioremap acpi_os_ioremap
>  
> +typedef u64 phys_cpuid_t;
> +#define PHYS_CPUID_INVALID INVALID_HWID
> +
>  #define acpi_strict 1	/* No out-of-spec workarounds on ARM64 */
>  extern int acpi_disabled;
>  extern int acpi_noirq;
> @@ -59,6 +64,13 @@ static inline void enable_acpi(void)
>  }
>  
>  /*
> + * The ACPI processor driver for ACPI core code needs this macro
> + * to find out this cpu was already mapped (mapping from CPU hardware
> + * ID to CPU logical ID) or not.
> + */
> +#define cpu_physical_id(cpu) cpu_logical_map(cpu)
> +
> +/*
>   * It's used from ACPI core in kdump to boot UP system with SMP kernel,
>   * with this check the ACPI core will not override the CPU index
>   * obtained from GICC with 0 and not print some error message as well.
> diff --git a/drivers/acpi/processor_core.c b/drivers/acpi/processor_core.c
> index 51cc299..b1ec78b 100644
> --- a/drivers/acpi/processor_core.c
> +++ b/drivers/acpi/processor_core.c
> @@ -83,6 +83,31 @@ static int map_lsapic_id(struct acpi_subtable_header *entry,
>  	return 0;
>  }
>  
> +/*
> + * Retrieve the ARM CPU physical identifier (MPIDR)
> + */
> +static int map_gicc_mpidr(struct acpi_subtable_header *entry,
> +		int device_declaration, u32 acpi_id, phys_cpuid_t *mpidr)
> +{
> +	struct acpi_madt_generic_interrupt *gicc =
> +	    container_of(entry, struct acpi_madt_generic_interrupt, header);
> +
> +	if (!(gicc->flags & ACPI_MADT_ENABLED))
> +		return -ENODEV;
> +
> +	/* device_declaration means Device object in DSDT, in the
> +	 * GIC interrupt model, logical processors are required to
> +	 * have a Processor Device object in the DSDT, so we should
> +	 * check device_declaration here
> +	 */
> +	if (device_declaration && (gicc->uid == acpi_id)) {
> +		*mpidr = gicc->arm_mpidr;
> +		return 0;
> +	}
> +
> +	return -EINVAL;
> +}
> +
>  static phys_cpuid_t map_madt_entry(int type, u32 acpi_id)
>  {
>  	unsigned long madt_end, entry;
> @@ -111,6 +136,9 @@ static phys_cpuid_t map_madt_entry(int type, u32 acpi_id)
>  		} else if (header->type == ACPI_MADT_TYPE_LOCAL_SAPIC) {
>  			if (!map_lsapic_id(header, type, acpi_id, &phys_id))
>  				break;
> +		} else if (header->type == ACPI_MADT_TYPE_GENERIC_INTERRUPT) {
> +			if (!map_gicc_mpidr(header, type, acpi_id, &phys_id))
> +				break;
>  		}
>  		entry += header->length;
>  	}
> @@ -143,6 +171,8 @@ static phys_cpuid_t map_mat_entry(acpi_handle handle, int type, u32 acpi_id)
>  		map_lsapic_id(header, type, acpi_id, &phys_id);
>  	else if (header->type == ACPI_MADT_TYPE_LOCAL_X2APIC)
>  		map_x2apic_id(header, type, acpi_id, &phys_id);
> +	else if (header->type == ACPI_MADT_TYPE_GENERIC_INTERRUPT)
> +		map_gicc_mpidr(header, type, acpi_id, &phys_id);
>  
>  exit:
>  	kfree(buffer.pointer);
> -- 
> 1.9.1
> 
> 

WARNING: multiple messages have this Message-ID (diff)
From: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
To: Hanjun Guo <hanjun.guo@linaro.org>
Cc: Catalin Marinas <Catalin.Marinas@arm.com>,
	"Rafael J. Wysocki" <rjw@rjwysocki.net>,
	Will Deacon <Will.Deacon@arm.com>,
	Olof Johansson <olof@lixom.net>,
	"grant.likely@linaro.org" <grant.likely@linaro.org>,
	Arnd Bergmann <arnd@arndb.de>,
	Mark Rutland <Mark.Rutland@arm.com>,
	"graeme.gregory@linaro.org" <graeme.gregory@linaro.org>,
	Sudeep Holla <Sudeep.Holla@arm.com>,
	"jcm@redhat.com" <jcm@redhat.com>,
	Marc Zyngier <Marc.Zyngier@arm.com>,
	Mark Brown <broonie@kernel.org>, Robert Richter <rric@kernel.org>,
	Timur Tabi <timur@codeaurora.org>,
	Ashwin Chaugule <ashwinc@codeaurora.org>,
	"suravee.suthikulpanit@amd.com" <suravee.suthikulpanit@amd.com>,
	"linux-acpi@vger.kernel.org" <linux-acpi@vger.kernel.org>,
	"linux-arm-kernel@lists.infradead.org" 
	<linux-arm-kernel@lists.infradead.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"linaro-acpi@lists.linaro.org" <linaro-acpi@lists.linaro.org>
Subject: Re: [PATCH v10 14/21] ACPI / processor: Make it possible to get CPU hardware ID via GICC
Date: Thu, 12 Mar 2015 15:41:17 +0000	[thread overview]
Message-ID: <20150312154117.GD18414@red-moon> (raw)
In-Reply-To: <1426077587-1561-15-git-send-email-hanjun.guo@linaro.org>

On Wed, Mar 11, 2015 at 12:39:40PM +0000, Hanjun Guo wrote:
> Introduce a new function map_gicc_mpidr() to allow MPIDRs to be obtained
> from the GICC Structure introduced by ACPI 5.1, since MPIDR for ARM64 is
> 64-bit, so typedef u64 for phys_cpuid_t.
> 
> The ARM architecture defines the MPIDR register as the CPU hardware
> identifier. This patch adds the code infrastructure to retrieve the MPIDR
> values from the ARM ACPI GICC structure in order to look-up the kernel CPU
> hardware ids required by the ACPI core code to identify CPUs.

Nit: To me the two paragraphs above should be swapped, current log
sounds odd; first you define what an MPIDR is, then define what the patch
does with it, no need to respin.

I still have some reservations related to ACPI core code mapping
of physical to logical CPUs, in particular I loathe the multiple parsing
of MADT to get the same values twice - create cpu_logical_map and map
processor objects to logical cpu ids - but given the current state of
affairs, this patch looks fine:

Acked-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>

> CC: Rafael J. Wysocki <rjw@rjwysocki.net>
> CC: Catalin Marinas <catalin.marinas@arm.com>
> CC: Will Deacon <will.deacon@arm.com>
> Tested-by: Suravee Suthikulpanit <Suravee.Suthikulpanit@amd.com>
> Tested-by: Yijing Wang <wangyijing@huawei.com>
> Tested-by: Mark Langsdorf <mlangsdo@redhat.com>
> Tested-by: Jon Masters <jcm@redhat.com>
> Tested-by: Timur Tabi <timur@codeaurora.org>
> Tested-by: Robert Richter <rrichter@cavium.com>
> Acked-by: Robert Richter <rrichter@cavium.com>
> Reviewed-by: Grant Likely <grant.likely@linaro.org>
> Signed-off-by: Hanjun Guo <hanjun.guo@linaro.org>
> ---
>  arch/arm64/include/asm/acpi.h | 12 ++++++++++++
>  drivers/acpi/processor_core.c | 30 ++++++++++++++++++++++++++++++
>  2 files changed, 42 insertions(+)
> 
> diff --git a/arch/arm64/include/asm/acpi.h b/arch/arm64/include/asm/acpi.h
> index 9719921..eea0bc3 100644
> --- a/arch/arm64/include/asm/acpi.h
> +++ b/arch/arm64/include/asm/acpi.h
> @@ -13,6 +13,8 @@
>  #define _ASM_ACPI_H
>  
>  #include <linux/mm.h>
> +#include <asm/cputype.h>
> +#include <asm/smp_plat.h>
>  
>  /* Basic configuration for ACPI */
>  #ifdef	CONFIG_ACPI
> @@ -27,6 +29,9 @@ static inline void __iomem *acpi_os_ioremap(acpi_physical_address phys,
>  }
>  #define acpi_os_ioremap acpi_os_ioremap
>  
> +typedef u64 phys_cpuid_t;
> +#define PHYS_CPUID_INVALID INVALID_HWID
> +
>  #define acpi_strict 1	/* No out-of-spec workarounds on ARM64 */
>  extern int acpi_disabled;
>  extern int acpi_noirq;
> @@ -59,6 +64,13 @@ static inline void enable_acpi(void)
>  }
>  
>  /*
> + * The ACPI processor driver for ACPI core code needs this macro
> + * to find out this cpu was already mapped (mapping from CPU hardware
> + * ID to CPU logical ID) or not.
> + */
> +#define cpu_physical_id(cpu) cpu_logical_map(cpu)
> +
> +/*
>   * It's used from ACPI core in kdump to boot UP system with SMP kernel,
>   * with this check the ACPI core will not override the CPU index
>   * obtained from GICC with 0 and not print some error message as well.
> diff --git a/drivers/acpi/processor_core.c b/drivers/acpi/processor_core.c
> index 51cc299..b1ec78b 100644
> --- a/drivers/acpi/processor_core.c
> +++ b/drivers/acpi/processor_core.c
> @@ -83,6 +83,31 @@ static int map_lsapic_id(struct acpi_subtable_header *entry,
>  	return 0;
>  }
>  
> +/*
> + * Retrieve the ARM CPU physical identifier (MPIDR)
> + */
> +static int map_gicc_mpidr(struct acpi_subtable_header *entry,
> +		int device_declaration, u32 acpi_id, phys_cpuid_t *mpidr)
> +{
> +	struct acpi_madt_generic_interrupt *gicc =
> +	    container_of(entry, struct acpi_madt_generic_interrupt, header);
> +
> +	if (!(gicc->flags & ACPI_MADT_ENABLED))
> +		return -ENODEV;
> +
> +	/* device_declaration means Device object in DSDT, in the
> +	 * GIC interrupt model, logical processors are required to
> +	 * have a Processor Device object in the DSDT, so we should
> +	 * check device_declaration here
> +	 */
> +	if (device_declaration && (gicc->uid == acpi_id)) {
> +		*mpidr = gicc->arm_mpidr;
> +		return 0;
> +	}
> +
> +	return -EINVAL;
> +}
> +
>  static phys_cpuid_t map_madt_entry(int type, u32 acpi_id)
>  {
>  	unsigned long madt_end, entry;
> @@ -111,6 +136,9 @@ static phys_cpuid_t map_madt_entry(int type, u32 acpi_id)
>  		} else if (header->type == ACPI_MADT_TYPE_LOCAL_SAPIC) {
>  			if (!map_lsapic_id(header, type, acpi_id, &phys_id))
>  				break;
> +		} else if (header->type == ACPI_MADT_TYPE_GENERIC_INTERRUPT) {
> +			if (!map_gicc_mpidr(header, type, acpi_id, &phys_id))
> +				break;
>  		}
>  		entry += header->length;
>  	}
> @@ -143,6 +171,8 @@ static phys_cpuid_t map_mat_entry(acpi_handle handle, int type, u32 acpi_id)
>  		map_lsapic_id(header, type, acpi_id, &phys_id);
>  	else if (header->type == ACPI_MADT_TYPE_LOCAL_X2APIC)
>  		map_x2apic_id(header, type, acpi_id, &phys_id);
> +	else if (header->type == ACPI_MADT_TYPE_GENERIC_INTERRUPT)
> +		map_gicc_mpidr(header, type, acpi_id, &phys_id);
>  
>  exit:
>  	kfree(buffer.pointer);
> -- 
> 1.9.1
> 
> 

  reply	other threads:[~2015-03-12 15:41 UTC|newest]

Thread overview: 239+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-03-11 12:39 [PATCH v10 00/21] Introduce ACPI for ARM64 based on ACPI 5.1 Hanjun Guo
2015-03-11 12:39 ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 01/21] ACPI / table: Use pr_debug() instead of pr_info() for MADT table scanning Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 02/21] ACPI: add arm64 to the platforms that use ioremap Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 03/21] ARM64: allow late use of early_ioremap Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 04/21] ARM64 / ACPI: Get RSDP and ACPI boot-time tables Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 05/21] ACPI: fix acpi_os_ioremap for arm64 Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 06/21] ACPI / sleep: Introduce CONFIG_ACPI_GENERIC_SLEEP Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-12  9:32   ` Lorenzo Pieralisi
2015-03-12  9:32     ` Lorenzo Pieralisi
2015-03-12  9:32     ` Lorenzo Pieralisi
2015-03-12 22:57   ` Rafael J. Wysocki
2015-03-12 22:57     ` Rafael J. Wysocki
2015-03-13  3:31     ` Hanjun Guo
2015-03-13  3:31       ` Hanjun Guo
2015-03-13  3:31       ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 07/21] ARM64 / ACPI: Introduce PCI stub functions for ACPI Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 08/21] ARM64 / ACPI: Introduce early_param "acpi=" to enable/disable ACPI Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-18 11:35   ` Lorenzo Pieralisi
2015-03-18 11:35     ` Lorenzo Pieralisi
2015-03-18 11:35     ` Lorenzo Pieralisi
2015-03-18 20:07     ` Ard Biesheuvel
2015-03-18 20:07       ` Ard Biesheuvel
2015-03-18 20:07       ` Ard Biesheuvel
2015-03-19  2:30       ` Hanjun Guo
2015-03-19  2:30         ` Hanjun Guo
2015-03-19  2:30         ` Hanjun Guo
2015-03-19 10:04       ` Lorenzo Pieralisi
2015-03-19 10:04         ` Lorenzo Pieralisi
2015-03-19 10:04         ` Lorenzo Pieralisi
2015-03-11 12:39 ` [PATCH v10 09/21] ARM64 / ACPI: If we chose to boot from acpi then disable FDT Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-18 16:52   ` Catalin Marinas
2015-03-18 16:52     ` Catalin Marinas
2015-03-11 12:39 ` [PATCH v10 10/21] ARM64 / ACPI: Get PSCI flags in FADT for PSCI init Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-13 14:51   ` Lorenzo Pieralisi
2015-03-13 14:51     ` Lorenzo Pieralisi
2015-03-13 14:51     ` Lorenzo Pieralisi
2015-03-16 11:45     ` Hanjun Guo
2015-03-16 11:45       ` Hanjun Guo
2015-03-16 11:45       ` Hanjun Guo
2015-03-16 18:41       ` Lorenzo Pieralisi
2015-03-16 18:41         ` Lorenzo Pieralisi
2015-03-16 18:41         ` Lorenzo Pieralisi
2015-03-11 12:39 ` [PATCH v10 11/21] ACPI / table: Print GIC information when MADT is parsed Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 12/21] ARM64 / ACPI: Parse MADT for SMP initialization Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 13/21] ACPI / processor: Introduce phys_cpuid_t for CPU hardware ID Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-12  9:51   ` Lorenzo Pieralisi
2015-03-12  9:51     ` Lorenzo Pieralisi
2015-03-12  9:51     ` Lorenzo Pieralisi
2015-03-12 10:16     ` Hanjun Guo
2015-03-12 10:16       ` Hanjun Guo
2015-03-12 10:16       ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 14/21] ACPI / processor: Make it possible to get CPU hardware ID via GICC Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-12 15:41   ` Lorenzo Pieralisi [this message]
2015-03-12 15:41     ` Lorenzo Pieralisi
2015-03-12 15:41     ` Lorenzo Pieralisi
2015-03-12 23:02   ` Rafael J. Wysocki
2015-03-12 23:02     ` Rafael J. Wysocki
2015-03-11 12:39 ` [PATCH v10 15/21] ARM64 / ACPI: Introduce ACPI_IRQ_MODEL_GIC and register device's gsi Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-18 18:41   ` Will Deacon
2015-03-18 18:41     ` Will Deacon
2015-03-18 18:41     ` Will Deacon
2015-03-19  3:45     ` Hanjun Guo
2015-03-19  3:45       ` Hanjun Guo
2015-03-19  3:45       ` Hanjun Guo
2015-03-19 10:12       ` Lorenzo Pieralisi
2015-03-19 10:12         ` Lorenzo Pieralisi
2015-03-19 10:12         ` Lorenzo Pieralisi
2015-03-19 19:37         ` Will Deacon
2015-03-19 19:37           ` Will Deacon
2015-03-19 19:37           ` Will Deacon
2015-03-20 13:07           ` Hanjun Guo
2015-03-20 13:07             ` Hanjun Guo
2015-03-20 13:07             ` Hanjun Guo
2015-03-20 14:25             ` Lorenzo Pieralisi
2015-03-20 14:25               ` Lorenzo Pieralisi
2015-03-20 14:25               ` Lorenzo Pieralisi
2015-03-21 21:38           ` Lorenzo Pieralisi
2015-03-21 21:38             ` Lorenzo Pieralisi
2015-03-21 21:38             ` Lorenzo Pieralisi
2015-03-11 12:39 ` [PATCH v10 16/21] irqchip: Add GICv2 specific ACPI boot support Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
     [not found]   ` <CACxGe6uWwts6X=Yc2ioBdQizXkF1_YgoNNOsREWirk2MFBVDHg@mail.gmail.com>
2015-03-11 23:11     ` Jason Cooper
2015-03-11 23:11       ` Jason Cooper
2015-03-11 23:11       ` Jason Cooper
2015-03-12  1:46       ` Hanjun Guo
2015-03-12  1:46         ` Hanjun Guo
2015-03-12  1:46         ` Hanjun Guo
2015-03-12  5:12         ` Jason Cooper
2015-03-12  5:12           ` Jason Cooper
2015-03-12  5:12           ` Jason Cooper
2015-03-12  7:31           ` Hanjun Guo
2015-03-12  7:31             ` Hanjun Guo
2015-03-12  7:31             ` Hanjun Guo
2015-03-13 17:15             ` Jason Cooper
2015-03-13 17:15               ` Jason Cooper
2015-03-13 17:15               ` Jason Cooper
2015-03-14  8:47               ` Grant Likely
2015-03-14  8:47                 ` Grant Likely
2015-03-14  8:47                 ` Grant Likely
2015-03-14 11:43                 ` Catalin Marinas
2015-03-14 11:43                   ` Catalin Marinas
2015-03-14 11:43                   ` Catalin Marinas
2015-03-12 10:14       ` Marc Zyngier
2015-03-12 10:14         ` Marc Zyngier
2015-03-12 10:14         ` Marc Zyngier
2015-03-14 18:44   ` Jason Cooper
2015-03-14 18:44     ` Jason Cooper
2015-03-11 12:39 ` [PATCH v10 17/21] clocksource / arch_timer: Parse GTDT to initialize arch timer Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-18 18:34   ` Will Deacon
2015-03-18 18:34     ` Will Deacon
2015-03-18 18:34     ` Will Deacon
2015-03-20 13:49   ` Daniel Lezcano
2015-03-20 13:49     ` Daniel Lezcano
2015-03-11 12:39 ` [PATCH v10 18/21] ARM64 / ACPI: Select ACPI_REDUCED_HARDWARE_ONLY if ACPI is enabled on ARM64 Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-12 18:21   ` Lorenzo Pieralisi
2015-03-12 18:21     ` Lorenzo Pieralisi
2015-03-12 18:21     ` Lorenzo Pieralisi
2015-03-13  3:28     ` Hanjun Guo
2015-03-13  3:28       ` Hanjun Guo
2015-03-13  3:28       ` Hanjun Guo
2015-03-13 11:04       ` Lorenzo Pieralisi
2015-03-13 11:04         ` Lorenzo Pieralisi
2015-03-13 11:04         ` Lorenzo Pieralisi
2015-03-16 11:33         ` Hanjun Guo
2015-03-16 11:33           ` Hanjun Guo
2015-03-16 11:33           ` Hanjun Guo
2015-03-17 12:50           ` Lorenzo Pieralisi
2015-03-17 12:50             ` Lorenzo Pieralisi
2015-03-17 12:50             ` Lorenzo Pieralisi
2015-03-18  9:18           ` Lorenzo Pieralisi
2015-03-18  9:18             ` Lorenzo Pieralisi
2015-03-18  9:18             ` Lorenzo Pieralisi
2015-03-18 15:06             ` Rafael J. Wysocki
2015-03-18 15:06               ` Rafael J. Wysocki
2015-03-18 15:06               ` Rafael J. Wysocki
2015-03-19  1:16               ` Hanjun Guo
2015-03-19  1:16                 ` Hanjun Guo
2015-03-19  1:16                 ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 19/21] ARM64 / ACPI: Enable ARM64 in Kconfig Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 20/21] Documentation: ACPI for ARM64 Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-11 12:39 ` [PATCH v10 21/21] ARM64 / ACPI: additions of ACPI documentation for arm64 Hanjun Guo
2015-03-11 12:39   ` Hanjun Guo
2015-03-12 13:26 ` [PATCH v10 00/21] Introduce ACPI for ARM64 based on ACPI 5.1 Timur Tabi
2015-03-12 13:26   ` Timur Tabi
2015-03-16  5:07   ` Suthikulpanit, Suravee
2015-03-16  5:07     ` Suthikulpanit, Suravee
2015-03-18 19:05 ` Will Deacon
2015-03-18 19:05   ` Will Deacon
2015-03-18 19:05   ` Will Deacon
2015-03-18 19:09   ` Will Deacon
2015-03-18 19:09     ` Will Deacon
2015-03-18 19:09     ` Will Deacon
2015-03-19  4:09   ` Hanjun Guo
2015-03-19  4:09     ` Hanjun Guo
2015-03-19  4:09     ` Hanjun Guo
2015-03-19 10:17     ` Lorenzo Pieralisi
2015-03-19 10:17       ` Lorenzo Pieralisi
2015-03-19 10:17       ` Lorenzo Pieralisi
2015-03-19 19:39       ` Will Deacon
2015-03-19 19:39         ` Will Deacon
2015-03-19 19:39         ` Will Deacon
2015-03-24 22:02         ` Grant Likely
2015-03-24 22:02           ` Grant Likely
2015-03-24 22:02           ` Grant Likely
2015-03-25 11:24           ` Will Deacon
2015-03-25 11:24             ` Will Deacon
2015-03-25 11:24             ` Will Deacon
2015-03-25 11:54             ` Rafael J. Wysocki
2015-03-25 11:54               ` Rafael J. Wysocki
2015-03-25 11:54               ` Rafael J. Wysocki
2015-03-25 11:38               ` Will Deacon
2015-03-25 11:38                 ` Will Deacon
2015-03-25 11:38                 ` Will Deacon
2015-03-25 12:16                 ` Rafael J. Wysocki
2015-03-25 12:16                   ` Rafael J. Wysocki
2015-03-25 12:16                   ` Rafael J. Wysocki
2015-03-28 12:34                 ` Grant Likely
2015-03-28 12:34                   ` Grant Likely
2015-03-28 12:34                   ` Grant Likely
2015-03-26 10:24           ` Lorenzo Pieralisi
2015-03-26 10:24             ` Lorenzo Pieralisi
2015-03-26 10:24             ` Lorenzo Pieralisi
2015-03-20 18:54     ` Will Deacon
2015-03-20 18:54       ` Will Deacon
2015-03-20 18:54       ` Will Deacon
2015-03-21  3:17       ` Hanjun Guo
2015-03-21  3:17         ` Hanjun Guo
2015-03-21  3:17         ` Hanjun Guo
2015-03-21  7:03         ` Hanjun Guo
2015-03-21  7:03           ` Hanjun Guo
2015-03-21  7:03           ` Hanjun Guo
     [not found]           ` <CAFoFrHatzS3MwGVeOPPjY1R1sfBRYnJjgbQjvfzi6xS+XYD14g@mail.gmail.com>
2015-03-22 21:05             ` Julien Grall
2015-03-22 21:05               ` Julien Grall
2015-03-22 21:05               ` Julien Grall
2015-03-22 21:49               ` Rafael J. Wysocki
2015-03-22 21:49                 ` Rafael J. Wysocki
2015-03-22 21:49                 ` Rafael J. Wysocki
2015-03-22 21:32                 ` Julien Grall
2015-03-22 21:32                   ` Julien Grall
2015-03-22 21:32                   ` Julien Grall
2015-03-22 22:11                   ` Rafael J. Wysocki
2015-03-22 22:11                     ` Rafael J. Wysocki
2015-03-22 22:11                     ` Rafael J. Wysocki
2015-03-23  1:37                     ` Hanjun Guo
2015-03-23  1:37                       ` Hanjun Guo
2015-03-23  1:37                       ` Hanjun Guo
2015-03-23 18:39                       ` Stefano Stabellini
2015-03-23 18:39                         ` Stefano Stabellini
2015-03-23 18:39                         ` Stefano Stabellini
2015-03-23 18:32         ` Stefano Stabellini
2015-03-23 18:32           ` Stefano Stabellini
2015-03-23 18:32           ` Stefano Stabellini
2015-03-24 13:46           ` Hanjun Guo
2015-03-24 13:46             ` Hanjun Guo
2015-03-24 13:46             ` Hanjun Guo
2015-03-20 13:18 ` Mark Salter
2015-03-20 13:18   ` Mark Salter

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20150312154117.GD18414@red-moon \
    --to=lorenzo.pieralisi@arm.com \
    --cc=Catalin.Marinas@arm.com \
    --cc=Marc.Zyngier@arm.com \
    --cc=Mark.Rutland@arm.com \
    --cc=Sudeep.Holla@arm.com \
    --cc=Will.Deacon@arm.com \
    --cc=arnd@arndb.de \
    --cc=ashwinc@codeaurora.org \
    --cc=broonie@kernel.org \
    --cc=graeme.gregory@linaro.org \
    --cc=grant.likely@linaro.org \
    --cc=hanjun.guo@linaro.org \
    --cc=jcm@redhat.com \
    --cc=linaro-acpi@lists.linaro. \
    --cc=linux-acpi@vger.kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=olof@lixom.net \
    --cc=rjw@rjwysocki.net \
    --cc=rric@kernel.org \
    --cc=suravee.suthikulpanit@amd.com \
    --cc=timur@codeaurora.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.