All of lore.kernel.org
 help / color / mirror / Atom feed
From: Stephen Boyd <sboyd@codeaurora.org>
To: Lina Iyer <lina.iyer@linaro.org>
Cc: daniel.lezcano@linaro.org, khilman@linaro.org,
	galak@codeaurora.org, linux-arm-msm@vger.kernel.org,
	linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	lorenzo.pieralisi@arm.com, msivasub@codeaurora.org,
	devicetree@vger.kernel.org, agross@codeaurora.org,
	Arnd Bergmann <arnd@arndb.de>
Subject: Re: [PATCH v18 01/11] ARM: qcom: Add Subsystem Power Manager (SPM) driver
Date: Thu, 9 Apr 2015 09:58:41 -0700	[thread overview]
Message-ID: <20150409165841.GA30503@codeaurora.org> (raw)
In-Reply-To: <1427315136-44321-2-git-send-email-lina.iyer@linaro.org>

On 03/25, Lina Iyer wrote:
> SPM is a hardware block that controls the peripheral logic surrounding
> the application cores (cpu/l$). When the core executes WFI instruction,
> the SPM takes over the putting the core in low power state as
> configured. The wake up for the SPM is an interrupt at the GIC, which
> then completes the rest of low power mode sequence and brings the core
> out of low power mode.
> 
> The SPM has a set of control registers that configure the SPMs
> individually based on the type of the core and the runtime conditions.
> SPM is a finite state machine block to which a sequence is provided and
> it interprets the bytes and executes them in sequence. Each low power
> mode that the core can enter into is provided to the SPM as a sequence.
> 
> Configure the SPM to set the core (cpu or L2) into its low power mode,
> the index of the first command in the sequence is set in the SPM_CTL
> register. When the core executes ARM wfi instruction, it triggers the
> SPM state machine to start executing from that index. The SPM state
> machine waits until the interrupt occurs and starts executing the rest
> of the sequence until it hits the end of the sequence. The end of the
> sequence jumps the core out of its low power mode.
> 
> Add support for an idle driver to set up the SPM to place the core in
> Standby or Standalone power collapse mode when the core is idle.
> 
> Based on work by: Mahesh Sivasubramanian <msivasub@codeaurora.org>,
> Ai Li <ali@codeaurora.org>, Praveen Chidambaram <pchidamb@codeaurora.org>
> Original tree available at -
> git://codeaurora.org/quic/la/kernel/msm-3.10.git
> 
> Cc: Stephen Boyd <sboyd@codeaurora.org>
> Cc: Arnd Bergmann <arnd@arndb.de>
> Cc: Kevin Hilman <khilman@linaro.org>
> Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
> Signed-off-by: Lina Iyer <lina.iyer@linaro.org>
> ---

Reviewed-by: Stephen Boyd <sboyd@codeaurora.org>

I suppose you're going to wait for 4.2 on this? It seems to
depend on dlezcano's patches in the cpuidle tree and some scm
patches that have gone through arm-soc.

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

WARNING: multiple messages have this Message-ID (diff)
From: sboyd@codeaurora.org (Stephen Boyd)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v18 01/11] ARM: qcom: Add Subsystem Power Manager (SPM) driver
Date: Thu, 9 Apr 2015 09:58:41 -0700	[thread overview]
Message-ID: <20150409165841.GA30503@codeaurora.org> (raw)
In-Reply-To: <1427315136-44321-2-git-send-email-lina.iyer@linaro.org>

On 03/25, Lina Iyer wrote:
> SPM is a hardware block that controls the peripheral logic surrounding
> the application cores (cpu/l$). When the core executes WFI instruction,
> the SPM takes over the putting the core in low power state as
> configured. The wake up for the SPM is an interrupt at the GIC, which
> then completes the rest of low power mode sequence and brings the core
> out of low power mode.
> 
> The SPM has a set of control registers that configure the SPMs
> individually based on the type of the core and the runtime conditions.
> SPM is a finite state machine block to which a sequence is provided and
> it interprets the bytes and executes them in sequence. Each low power
> mode that the core can enter into is provided to the SPM as a sequence.
> 
> Configure the SPM to set the core (cpu or L2) into its low power mode,
> the index of the first command in the sequence is set in the SPM_CTL
> register. When the core executes ARM wfi instruction, it triggers the
> SPM state machine to start executing from that index. The SPM state
> machine waits until the interrupt occurs and starts executing the rest
> of the sequence until it hits the end of the sequence. The end of the
> sequence jumps the core out of its low power mode.
> 
> Add support for an idle driver to set up the SPM to place the core in
> Standby or Standalone power collapse mode when the core is idle.
> 
> Based on work by: Mahesh Sivasubramanian <msivasub@codeaurora.org>,
> Ai Li <ali@codeaurora.org>, Praveen Chidambaram <pchidamb@codeaurora.org>
> Original tree available at -
> git://codeaurora.org/quic/la/kernel/msm-3.10.git
> 
> Cc: Stephen Boyd <sboyd@codeaurora.org>
> Cc: Arnd Bergmann <arnd@arndb.de>
> Cc: Kevin Hilman <khilman@linaro.org>
> Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
> Signed-off-by: Lina Iyer <lina.iyer@linaro.org>
> ---

Reviewed-by: Stephen Boyd <sboyd@codeaurora.org>

I suppose you're going to wait for 4.2 on this? It seems to
depend on dlezcano's patches in the cpuidle tree and some scm
patches that have gone through arm-soc.

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

  parent reply	other threads:[~2015-04-09 16:58 UTC|newest]

Thread overview: 38+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-03-25 20:25 [PATCH v18 00/11] ARM: qcom: cpuidle support for 8064, 8074, 8084 Lina Iyer
2015-03-25 20:25 ` Lina Iyer
     [not found] ` <1427315136-44321-1-git-send-email-lina.iyer-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
2015-03-25 20:25   ` [PATCH v18 01/11] ARM: qcom: Add Subsystem Power Manager (SPM) driver Lina Iyer
2015-03-25 20:25     ` Lina Iyer
2015-03-27 16:22     ` Kumar Gala
2015-03-27 16:22       ` Kumar Gala
2015-04-03 21:53     ` Kevin Hilman
2015-04-03 21:53       ` Kevin Hilman
2015-04-04 19:09       ` Lina Iyer
2015-04-04 19:09         ` Lina Iyer
2015-04-09 16:58     ` Stephen Boyd [this message]
2015-04-09 16:58       ` Stephen Boyd
2015-04-09 17:04       ` Lina Iyer
2015-04-09 17:04         ` Lina Iyer
2015-03-25 20:25   ` [PATCH v18 02/11] devicetree: bindings: Update qcom,saw2 node bindings Lina Iyer
2015-03-25 20:25     ` [PATCH v18 02/11] devicetree: bindings: Update qcom, saw2 " Lina Iyer
2015-03-25 20:25 ` [PATCH v18 03/11] devicetree: bindings: Document qcom,idle-states Lina Iyer
2015-03-25 20:25   ` Lina Iyer
2015-03-25 20:25 ` [PATCH v18 04/11] ARM: cpuidle: Add cpuidle support for QCOM cpus Lina Iyer
2015-03-25 20:25   ` Lina Iyer
2015-03-27 16:22   ` Kumar Gala
2015-03-27 16:22     ` Kumar Gala
2015-03-27 17:58   ` Daniel Lezcano
2015-03-27 17:58     ` Daniel Lezcano
2015-03-25 20:25 ` [PATCH v18 05/11] ARM: dts: qcom: Add power-controller device node for 8074 Krait CPUs Lina Iyer
2015-03-25 20:25   ` Lina Iyer
2015-03-25 20:25 ` [PATCH v18 06/11] ARM: dts: qcom: Add power-controller device node for 8084 " Lina Iyer
2015-03-25 20:25   ` Lina Iyer
2015-03-25 20:25 ` [PATCH v18 07/11] ARM: dts: qcom: Update power-controller device node for 8064 " Lina Iyer
2015-03-25 20:25   ` Lina Iyer
2015-03-25 20:25 ` [PATCH v18 08/11] ARM: dts: qcom: Add idle states device nodes for 8974/8074 Lina Iyer
2015-03-25 20:25   ` Lina Iyer
2015-03-25 20:25 ` [PATCH v18 09/11] ARM: dts: qcom: Add idle states device nodes for 8084 Lina Iyer
2015-03-25 20:25   ` Lina Iyer
2015-03-25 20:25 ` [PATCH v18 10/11] ARM: dts: qcom: Add idle state device nodes for 8064 Lina Iyer
2015-03-25 20:25   ` Lina Iyer
2015-03-25 20:25 ` [PATCH v18 11/11] ARM: qcom: Update defconfig to enable cpuidle Lina Iyer
2015-03-25 20:25   ` Lina Iyer

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20150409165841.GA30503@codeaurora.org \
    --to=sboyd@codeaurora.org \
    --cc=agross@codeaurora.org \
    --cc=arnd@arndb.de \
    --cc=daniel.lezcano@linaro.org \
    --cc=devicetree@vger.kernel.org \
    --cc=galak@codeaurora.org \
    --cc=khilman@linaro.org \
    --cc=lina.iyer@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-pm@vger.kernel.org \
    --cc=lorenzo.pieralisi@arm.com \
    --cc=msivasub@codeaurora.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.