All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Paulo Zanoni <przanoni@gmail.com>
Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH 06/17] drm/i915: Move {pin, long}_mask initialization to caller from intel_get_hpd_pins()
Date: Fri, 28 Aug 2015 21:25:36 +0300	[thread overview]
Message-ID: <20150828182536.GI5176@intel.com> (raw)
In-Reply-To: <CA+gsUGQB3HhvNXZs2FYtSoHMNVUKUrR8M0ymDVvYcecE7jZB4Q@mail.gmail.com>

On Fri, Aug 28, 2015 at 03:01:50PM -0300, Paulo Zanoni wrote:
> 2015-08-27 17:56 GMT-03:00  <ville.syrjala@linux.intel.com>:
> > From: Ville Syrjälä <ville.syrjala@linux.intel.com>
> >
> > Move the 0 initialization of pin_mask and long_mask from
> > intel_get_hpd_pins() into each caller. This we we can call
> > intel_get_hpd_pins() multiple times to accumulate more pins from several
> > sources.
> 
> Hmm... I'm not a big fan of this approach since it makes the code more
> dangerous. I wouldn't be surprised if next year we discover that the
> code for the next hardware generation forgot to zero-initialize the
> variables. You know, programmers from the future are always really
> bad.

Yeah there's a slight danger. But after the series all the hpd handling
is rather uniform looking, so hopefully the future programmers will just
resort to copy-paste and get it right ;)

> 
> You could at least write a small comment at the top of
> intel_get_hpd_pins() telling the callers to clear their masks first.

Done.

> 
> I would still prefer my original suggestion of having 2 variables for
> people who call this twice, but this one is correct, so:
> Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
> 
> >
> > Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> > ---
> >  drivers/gpu/drm/i915/i915_irq.c | 11 ++++-------
> >  1 file changed, 4 insertions(+), 7 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/i915/i915_irq.c b/drivers/gpu/drm/i915/i915_irq.c
> > index 3388b64..db27945 100644
> > --- a/drivers/gpu/drm/i915/i915_irq.c
> > +++ b/drivers/gpu/drm/i915/i915_irq.c
> > @@ -1301,9 +1301,6 @@ static void intel_get_hpd_pins(u32 *pin_mask, u32 *long_mask,
> >         enum port port;
> >         int i;
> >
> > -       *pin_mask = 0;
> > -       *long_mask = 0;
> > -
> >         for_each_hpd_pin(i) {
> >                 if ((hpd[i] & hotplug_trigger) == 0)
> >                         continue;
> > @@ -1544,7 +1541,7 @@ static void i9xx_hpd_irq_handler(struct drm_device *dev)
> >  {
> >         struct drm_i915_private *dev_priv = dev->dev_private;
> >         u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT);
> > -       u32 pin_mask, long_mask;
> > +       u32 pin_mask = 0, long_mask = 0;
> >
> >         if (!hotplug_status)
> >                 return;
> > @@ -1673,7 +1670,7 @@ static void ibx_irq_handler(struct drm_device *dev, u32 pch_iir)
> >         u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK;
> >
> >         if (hotplug_trigger) {
> > -               u32 dig_hotplug_reg, pin_mask, long_mask;
> > +               u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0;
> >
> >                 dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG);
> >                 I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg);
> > @@ -1781,7 +1778,7 @@ static void cpt_irq_handler(struct drm_device *dev, u32 pch_iir)
> >                 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK_CPT;
> >
> >         if (hotplug_trigger) {
> > -               u32 dig_hotplug_reg, pin_mask, long_mask;
> > +               u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0;
> >
> >                 dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG);
> >                 I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg);
> > @@ -2004,7 +2001,7 @@ static void bxt_hpd_handler(struct drm_device *dev, uint32_t iir_status)
> >  {
> >         struct drm_i915_private *dev_priv = dev->dev_private;
> >         u32 hp_control, hp_trigger;
> > -       u32 pin_mask, long_mask;
> > +       u32 pin_mask = 0, long_mask = 0;
> >
> >         /* Get the status */
> >         hp_trigger = iir_status & BXT_DE_PORT_HOTPLUG_MASK;
> > --
> > 2.4.6
> >
> > _______________________________________________
> > Intel-gfx mailing list
> > Intel-gfx@lists.freedesktop.org
> > http://lists.freedesktop.org/mailman/listinfo/intel-gfx
> 
> 
> 
> -- 
> Paulo Zanoni

-- 
Ville Syrjälä
Intel OTC
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2015-08-28 18:25 UTC|newest]

Thread overview: 34+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-08-27 20:55 [PATCH v2 00/17] drm/i915: Port A HPD and other HPD cleanups ville.syrjala
2015-08-27 20:55 ` [PATCH v2 01/17] drm/i915: Clean up various HPD defines ville.syrjala
2015-08-27 20:55 ` [PATCH v2 02/17] drm/i915: Extract intel_hpd_enabled_irqs() ville.syrjala
2015-08-27 20:55 ` [PATCH v2 03/17] drm/i915: Factor out ilk_update_display_irq() ville.syrjala
2015-08-27 20:55 ` [PATCH 04/17] drm/i915: Add HAS_PCH_LPT_LP() macro ville.syrjala
2015-08-27 20:56 ` [PATCH 05/17] drm/i915: Rename BXT PORTA HPD defines ville.syrjala
2015-08-27 20:56 ` [PATCH 06/17] drm/i915: Move {pin, long}_mask initialization to caller from intel_get_hpd_pins() ville.syrjala
2015-08-28 18:01   ` Paulo Zanoni
2015-08-28 18:25     ` Ville Syrjälä [this message]
2015-08-28 18:26   ` [PATCH v2 " ville.syrjala
2015-08-27 20:56 ` [PATCH v2 07/17] drm/i915: Introduce spt_irq_handler() ville.syrjala
2015-08-28 18:20   ` Paulo Zanoni
2015-08-28 18:29     ` Ville Syrjälä
2015-08-27 20:56 ` [PATCH v2 08/17] drm/i915: Add port A HPD support for ILK/SNB ville.syrjala
2015-08-27 20:56 ` [PATCH v2 09/17] drm/i915: Add port A HPD support for IVB/HSW ville.syrjala
2015-08-27 20:56 ` [PATCH v2 10/17] drm/i915: LPT:LP needs port A HPD enabled in both north and south ville.syrjala
2015-08-27 20:56 ` [PATCH v2 11/17] drm/i915: Add port A HPD support for BDW ville.syrjala
2015-08-28 20:51   ` Paulo Zanoni
2015-08-27 20:56 ` [PATCH 12/17] drm/i915: Add port A HPD support for SPT ville.syrjala
2015-08-27 20:56 ` [PATCH 13/17] drm/i915: Reinitialize HPD after runtime D3 ville.syrjala
2015-08-27 20:56 ` [PATCH 14/17] drm/i915: Rewrite bxt_hpd_handler() to look like everyone else ville.syrjala
2015-08-28 21:01   ` Paulo Zanoni
2015-08-27 20:56 ` [PATCH 15/17] drm/i915: Refactor the hpd irq handling functions ville.syrjala
2015-08-28 21:32   ` Paulo Zanoni
2015-08-27 20:56 ` [PATCH 16/17] drm/i915: Rewrite BXT HPD code to conform to pre-existing style ville.syrjala
2015-08-28 22:04   ` Paulo Zanoni
2015-08-27 20:56 ` [PATCH 17/17] drm/i915: Pass hpd_status_i915[] to intel_get_hpd_pins() in pre-g4x ville.syrjala
2015-08-28 22:10   ` Paulo Zanoni
2015-09-02 13:40     ` Jani Nikula
2015-08-30  2:01   ` shuang.he
2015-08-28 11:38 ` [PATCH v2 00/17] drm/i915: Port A HPD and other HPD cleanups Ville Syrjälä
2015-08-28 19:59 ` [PATCH 18/17] drm/i915: Don't call intel_get_hpd_pins() when there's no hotplug interrupt ville.syrjala
2015-08-28 22:15   ` Paulo Zanoni
2015-09-02 15:10     ` Daniel Vetter

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20150828182536.GI5176@intel.com \
    --to=ville.syrjala@linux.intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=przanoni@gmail.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.