From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Chandra Konduru <chandra.konduru@intel.com>
Cc: daniel.vetter@intel.com, intel-gfx@lists.freedesktop.org,
ville.syrjala@intel.com
Subject: Re: [PATCH 15/15] drm/i915: Add 90/270 rotation for NV12 format.
Date: Fri, 4 Sep 2015 14:30:38 +0300 [thread overview]
Message-ID: <20150904113038.GK29811@intel.com> (raw)
In-Reply-To: <1440032556-9920-16-git-send-email-chandra.konduru@intel.com>
On Wed, Aug 19, 2015 at 06:02:36PM -0700, Chandra Konduru wrote:
> Adding NV12 90/270 rotation support for primary and sprite planes.
>
> v2:
> -For 90/270 adjust pixel boundary only in Y-direction (bspec)
>
> v3:
> -Rebased (me)
>
> Signed-off-by: Chandra Konduru <chandra.konduru@intel.com>
> Testcase: igt/kms_nv12
> ---
> drivers/gpu/drm/i915/intel_display.c | 28 +++++++++++------
> drivers/gpu/drm/i915/intel_sprite.c | 56 ++++++++++++++++++++++------------
> 2 files changed, 56 insertions(+), 28 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
> index 2158b8f..19d0f8b 100644
> --- a/drivers/gpu/drm/i915/intel_display.c
> +++ b/drivers/gpu/drm/i915/intel_display.c
> @@ -3096,7 +3096,8 @@ static void skylake_update_primary_plane(struct drm_crtc *crtc,
> int src_x = 0, src_y = 0, src_w = 0, src_h = 0;
> int dst_x = 0, dst_y = 0, dst_w = 0, dst_h = 0;
> int scaler_id = -1;
> - u32 aux_dist = 0, aux_x_offset = 0, aux_y_offset = 0, aux_stride = 0;
> + unsigned long aux_dist = 0;
> + u32 aux_x_offset = 0, aux_y_offset = 0, aux_stride = 0;
> u32 tile_row_adjustment = 0;
> u32 hphase = 0, vphase = 0;
>
> @@ -3155,12 +3156,16 @@ static void skylake_update_primary_plane(struct drm_crtc *crtc,
> x_offset = stride * tile_height - y - src_h;
> y_offset = x;
> plane_size = (src_w - 1) << 16 | (src_h - 1);
> - /*
> - * TBD: For NV12 90/270 rotation, Y and UV subplanes should
> - * be treated as separate surfaces and GTT remapping for
> - * rotation should be done separately for each subplane.
> - * Enable support once seperate remappings are available.
> - */
> +
> + if (fb->pixel_format == DRM_FORMAT_NV12) {
> + u32 uv_tile_height = intel_tile_height(dev, fb->pixel_format,
> + fb->modifier[0], 1);
> + aux_stride = DIV_ROUND_UP(fb->height / 2, uv_tile_height);
> + aux_dist = intel_plane_obj_offset(to_intel_plane(plane), obj, 1) -
> + surf_addr;
> + aux_x_offset = aux_stride * uv_tile_height - y / 2 - fb->height / 2;
> + aux_y_offset = x / 2;
> + }
> } else {
> stride = fb->pitches[0] / stride_div;
> x_offset = x;
> @@ -11697,8 +11702,13 @@ int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state,
>
> /* Adjust (macro)pixel boundary */
> if (fb && intel_format_is_yuv(fb->pixel_format)) {
> - to_intel_plane_state(plane_state)->src.x1 &= ~0x10000;
> - to_intel_plane_state(plane_state)->src.x2 &= ~0x10000;
> + if (intel_rotation_90_or_270(plane_state->rotation)) {
> + to_intel_plane_state(plane_state)->src.y1 &= ~0x10000;
> + to_intel_plane_state(plane_state)->src.y2 &= ~0x10000;
> + } else {
> + to_intel_plane_state(plane_state)->src.x1 &= ~0x10000;
> + to_intel_plane_state(plane_state)->src.x2 &= ~0x10000;
> + }
IIRC we concluded (with Art's help) that this is not needed. We always
want to align in src.x.
> }
>
> if (crtc_state && INTEL_INFO(dev)->gen >= 9 &&
> diff --git a/drivers/gpu/drm/i915/intel_sprite.c b/drivers/gpu/drm/i915/intel_sprite.c
> index 9d1c5b9..3522cb0 100644
> --- a/drivers/gpu/drm/i915/intel_sprite.c
> +++ b/drivers/gpu/drm/i915/intel_sprite.c
> @@ -188,7 +188,8 @@ skl_update_plane(struct drm_plane *drm_plane, struct drm_crtc *crtc,
> int x_offset, y_offset;
> struct intel_crtc_state *crtc_state = to_intel_crtc(crtc)->config;
> int scaler_id;
> - u32 aux_dist = 0, aux_x_offset = 0, aux_y_offset = 0, aux_stride = 0;
> + unsigned long aux_dist = 0;
> + u32 aux_x_offset = 0, aux_y_offset = 0, aux_stride = 0;
> u32 tile_row_adjustment = 0;
> u32 hphase = 0, vphase = 0;
>
> @@ -238,12 +239,14 @@ skl_update_plane(struct drm_plane *drm_plane, struct drm_crtc *crtc,
> x_offset = stride * tile_height - y - (src_h + 1);
> y_offset = x;
>
> - /*
> - * TBD: For NV12 90/270 rotation, Y and UV subplanes should
> - * be treated as separate surfaces and GTT remapping for
> - * rotation should be done separately for each subplane.
> - * Enable support once seperate remappings are available.
> - */
> + if (fb->pixel_format == DRM_FORMAT_NV12) {
> + u32 uv_tile_height = intel_tile_height(dev, fb->pixel_format,
> + fb->modifier[0], 1);
> + aux_stride = DIV_ROUND_UP(fb->height / 2, uv_tile_height);
> + aux_dist = intel_plane_obj_offset(intel_plane, obj, 1) - surf_addr;
> + aux_x_offset = aux_stride * uv_tile_height - y / 2 - fb->height / 2;
> + aux_y_offset = x / 2;
> + }
> } else {
> stride = fb->pitches[0] / stride_div;
> plane_size = (src_h << 16) | src_w;
> @@ -900,18 +903,33 @@ intel_check_sprite_plane(struct drm_plane *plane,
> src_h = drm_rect_height(src) >> 16;
>
> if (intel_format_is_yuv(fb->pixel_format)) {
> - src_x &= ~1;
> - src_w &= ~1;
> -
> - /*
> - * Must keep src and dst the
> - * same if we can't scale.
> - */
> - if (!can_scale)
> - crtc_w &= ~1;
> -
> - if (crtc_w == 0)
> - state->visible = false;
> + if (intel_rotation_90_or_270(state->base.rotation)) {
> + src_y &= ~1;
> + src_h &= ~1;
> +
> + /*
> + * Must keep src and dst the
> + * same if we can't scale.
> + */
> + if (!can_scale)
> + crtc_h &= ~1;
> +
> + if (crtc_h == 0)
> + state->visible = false;
> + } else {
> + src_x &= ~1;
> + src_w &= ~1;
> +
> + /*
> + * Must keep src and dst the
> + * same if we can't scale.
> + */
> + if (!can_scale)
> + crtc_w &= ~1;
> +
> + if (crtc_w == 0)
> + state->visible = false;
> + }
Same here.
> }
> }
>
> --
> 1.7.9.5
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Ville Syrjälä
Intel OTC
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2015-09-04 11:30 UTC|newest]
Thread overview: 58+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-08-20 1:02 [PATCH 00/15] drm/i915: Adding NV12 for skylake display Chandra Konduru
2015-08-20 1:02 ` [PATCH 01/15] drm/i915: Allocate min dbuf blocks per bspec Chandra Konduru
2015-09-04 8:17 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 02/15] drm/i915: In DBUF/WM calcs for 90/270, swap w & h Chandra Konduru
2015-09-04 8:31 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 03/15] drm/i915: Add register definitions for NV12 support Chandra Konduru
2015-09-04 8:40 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 04/15] drm/i915: Set scaler mode for NV12 Chandra Konduru
2015-09-04 8:53 ` Ville Syrjälä
2015-09-04 15:03 ` Daniel Vetter
2015-08-20 1:02 ` [PATCH 05/15] drm/i915: Stage scaler request for NV12 as src format Chandra Konduru
2015-09-04 10:17 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 06/15] drm/i915: Update format_is_yuv() to include NV12 Chandra Konduru
2015-09-04 10:17 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 07/15] drm/i915: Upscale scaler max scale for NV12 Chandra Konduru
2015-09-04 10:22 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 08/15] drm/i915: Add NV12 as supported format for primary plane Chandra Konduru
2015-08-26 8:40 ` Daniel Vetter
2015-08-27 1:40 ` Konduru, Chandra
2015-08-20 1:02 ` [PATCH 09/15] drm/i915: Add NV12 as supported format for sprite plane Chandra Konduru
2015-09-04 10:28 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 10/15] drm/i915: Add NV12 support to intel_framebuffer_init Chandra Konduru
2015-09-04 10:40 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 11/15] drm/i915: Add NV12 to primary plane programming Chandra Konduru
2015-09-04 11:09 ` Ville Syrjälä
2015-09-04 15:06 ` Daniel Vetter
2015-09-05 1:10 ` Konduru, Chandra
2015-09-05 14:59 ` Ville Syrjälä
2015-09-08 23:30 ` Konduru, Chandra
2015-09-09 11:41 ` Ville Syrjälä
2015-09-09 17:12 ` Konduru, Chandra
2015-09-09 18:05 ` Ville Syrjälä
2015-09-09 20:10 ` Konduru, Chandra
2015-09-09 20:40 ` Ville Syrjälä
2015-09-09 21:09 ` Konduru, Chandra
2015-09-09 22:27 ` Ville Syrjälä
2015-09-09 23:31 ` Konduru, Chandra
2015-08-20 1:02 ` [PATCH 12/15] drm/i915: Add NV12 to sprite " Chandra Konduru
2015-08-20 1:02 ` [PATCH 13/15] drm/i915: Set initial phase & trip for NV12 scaler Chandra Konduru
2015-09-04 11:15 ` Ville Syrjälä
2015-08-20 1:02 ` [PATCH 14/15] drm/i915: skl nv12 workarounds Chandra Konduru
2015-08-26 8:42 ` Daniel Vetter
2015-08-27 1:44 ` Konduru, Chandra
2015-09-02 8:02 ` Daniel Vetter
2015-09-03 18:33 ` Konduru, Chandra
2015-09-04 7:40 ` Daniel Vetter
2015-09-05 2:09 ` Konduru, Chandra
2015-09-04 11:26 ` Ville Syrjälä
2015-09-05 1:28 ` Konduru, Chandra
2015-09-05 14:52 ` Ville Syrjälä
2015-09-08 23:51 ` Konduru, Chandra
2015-09-09 11:46 ` Ville Syrjälä
2015-09-09 17:20 ` Konduru, Chandra
2015-08-20 1:02 ` [PATCH 15/15] drm/i915: Add 90/270 rotation for NV12 format Chandra Konduru
2015-09-04 11:30 ` Ville Syrjälä [this message]
2015-09-05 1:38 ` Konduru, Chandra
2015-09-05 14:48 ` Ville Syrjälä
-- strict thread matches above, loose matches on Subject: below --
2015-09-05 2:32 [PATCH 00/15] drm/i915: Adding NV12 for skylake display Chandra Konduru
2015-09-05 2:33 ` [PATCH 15/15] drm/i915: Add 90/270 rotation for NV12 format Chandra Konduru
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150904113038.GK29811@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=chandra.konduru@intel.com \
--cc=daniel.vetter@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=ville.syrjala@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.