All of lore.kernel.org
 help / color / mirror / Atom feed
From: Simon Horman <horms@verge.net.au>
To: Geert Uytterhoeven <geert+renesas@glider.be>
Cc: Magnus Damm <magnus.damm@gmail.com>,
	Rob Herring <robh+dt@kernel.org>, Pawel Moll <pawel.moll@arm.com>,
	Mark Rutland <mark.rutland@arm.com>,
	Ian Campbell <ijc+devicetree@hellion.org.uk>,
	Kumar Gala <galak@codeaurora.org>,
	Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will.deacon@arm.com>,
	Sudeep Holla <sudeep.holla@arm.com>,
	Lina Iyer <lina.iyer@linaro.org>,
	linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
	linux-sh@vger.kernel.org, linux-pm@vger.kernel.org
Subject: Re: [PATCH v2 0/6] ARM/arm64 : shmobile/renesas: Add L2 cache-controller nodes
Date: Mon, 15 Feb 2016 10:58:49 +0900	[thread overview]
Message-ID: <20160215015848.GD14034@verge.net.au> (raw)
In-Reply-To: <1449512659-16688-1-git-send-email-geert+renesas@glider.be>

Hi Geert,

On Mon, Dec 07, 2015 at 07:24:13PM +0100, Geert Uytterhoeven wrote:
> 	Hi Simon, Magnus,
> 
> This patch series adds the missing L2 cache-controller nodes to the
> DTSes for various Renesas ARM-based SoCs, and links the CPU nodes to
> them.
> 
> For R-Mobile APE6 (r8a73a4), the L2 cache-controllers are also linked to
> the respective (already existing) SYSC Power Domains. Fortunately these
> Power Domains were never powered down, as they are parents of the Power
> Domains containing CPU cores. This may change in the future.
> 
> For R-Car Gen2 and Gen3 (r8a779x), this serves as a preparatory step for
> adding SYSC Power Domain support later.
> 
> Question for the ARM/DT people: What are the DT bindings for
> Cortex-A15/A7/A57/A53 L2 cache controllers?
> Everybody just seems to use "cache" for the compatible values...
> 
> Patches 2-5 were extracted from series "[PATCH/RFC 00/15]
> ARM: shmobile: R-Car: Add SYSC PM Domain DT Support",
> (http://lists.infradead.org/pipermail/linux-arm-kernel/2015-June/348742.html)
> and received some fixes. You can find more detailed changelogs in the
> individual patches).
> 
> This has been tested on r8a73a4/ape6evm, r8a7791/koelsch, and
> r8a7795/salvator-x.

Sorry for loosing track of this until now.

It seems to me that the Gen-2 changes could be applied, is that correct?
It also seems to me that there was inconclusive discussion regarding
the r8a7795 change, is that also correct.

> 
> Thanks!
> 
> Geert Uytterhoeven (6):
>   ARM: shmobile: r8a73a4 dtsi: Add L2 cache-controller nodes
>   ARM: shmobile: r8a7790 dtsi: Add L2 cache-controller nodes
>   ARM: shmobile: r8a7791 dtsi: Add L2 cache-controller node
>   ARM: shmobile: r8a7793 dtsi: Add L2 cache-controller node
>   ARM: shmobile: r8a7794 dtsi: Add L2 cache-controller node
>   arm64: renesas: r8a7795: Add L2 cache-controller nodes
> 
>  arch/arm/boot/dts/r8a73a4.dtsi           | 19 +++++++++++++++++++
>  arch/arm/boot/dts/r8a7790.dtsi           | 22 ++++++++++++++++++++++
>  arch/arm/boot/dts/r8a7791.dtsi           | 10 ++++++++++
>  arch/arm/boot/dts/r8a7793.dtsi           |  9 +++++++++
>  arch/arm/boot/dts/r8a7794.dtsi           |  8 ++++++++
>  arch/arm64/boot/dts/renesas/r8a7795.dtsi | 15 +++++++++++++++
>  6 files changed, 83 insertions(+)
> 
> -- 
> 1.9.1
> 
> Gr{oetje,eeting}s,
> 
> 						Geert
> 
> --
> Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
> 
> In personal conversations with technical people, I call myself a hacker. But
> when I'm talking to journalists I just say "programmer" or something like that.
> 							    -- Linus Torvalds
> 

WARNING: multiple messages have this Message-ID (diff)
From: Simon Horman <horms@verge.net.au>
To: linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v2 0/6] ARM/arm64 : shmobile/renesas: Add L2 cache-controller nodes
Date: Mon, 15 Feb 2016 01:58:49 +0000	[thread overview]
Message-ID: <20160215015848.GD14034@verge.net.au> (raw)
In-Reply-To: <1449512659-16688-1-git-send-email-geert+renesas@glider.be>

Hi Geert,

On Mon, Dec 07, 2015 at 07:24:13PM +0100, Geert Uytterhoeven wrote:
> 	Hi Simon, Magnus,
> 
> This patch series adds the missing L2 cache-controller nodes to the
> DTSes for various Renesas ARM-based SoCs, and links the CPU nodes to
> them.
> 
> For R-Mobile APE6 (r8a73a4), the L2 cache-controllers are also linked to
> the respective (already existing) SYSC Power Domains. Fortunately these
> Power Domains were never powered down, as they are parents of the Power
> Domains containing CPU cores. This may change in the future.
> 
> For R-Car Gen2 and Gen3 (r8a779x), this serves as a preparatory step for
> adding SYSC Power Domain support later.
> 
> Question for the ARM/DT people: What are the DT bindings for
> Cortex-A15/A7/A57/A53 L2 cache controllers?
> Everybody just seems to use "cache" for the compatible values...
> 
> Patches 2-5 were extracted from series "[PATCH/RFC 00/15]
> ARM: shmobile: R-Car: Add SYSC PM Domain DT Support",
> (http://lists.infradead.org/pipermail/linux-arm-kernel/2015-June/348742.html)
> and received some fixes. You can find more detailed changelogs in the
> individual patches).
> 
> This has been tested on r8a73a4/ape6evm, r8a7791/koelsch, and
> r8a7795/salvator-x.

Sorry for loosing track of this until now.

It seems to me that the Gen-2 changes could be applied, is that correct?
It also seems to me that there was inconclusive discussion regarding
the r8a7795 change, is that also correct.

> 
> Thanks!
> 
> Geert Uytterhoeven (6):
>   ARM: shmobile: r8a73a4 dtsi: Add L2 cache-controller nodes
>   ARM: shmobile: r8a7790 dtsi: Add L2 cache-controller nodes
>   ARM: shmobile: r8a7791 dtsi: Add L2 cache-controller node
>   ARM: shmobile: r8a7793 dtsi: Add L2 cache-controller node
>   ARM: shmobile: r8a7794 dtsi: Add L2 cache-controller node
>   arm64: renesas: r8a7795: Add L2 cache-controller nodes
> 
>  arch/arm/boot/dts/r8a73a4.dtsi           | 19 +++++++++++++++++++
>  arch/arm/boot/dts/r8a7790.dtsi           | 22 ++++++++++++++++++++++
>  arch/arm/boot/dts/r8a7791.dtsi           | 10 ++++++++++
>  arch/arm/boot/dts/r8a7793.dtsi           |  9 +++++++++
>  arch/arm/boot/dts/r8a7794.dtsi           |  8 ++++++++
>  arch/arm64/boot/dts/renesas/r8a7795.dtsi | 15 +++++++++++++++
>  6 files changed, 83 insertions(+)
> 
> -- 
> 1.9.1
> 
> Gr{oetje,eeting}s,
> 
> 						Geert
> 
> --
> Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
> 
> In personal conversations with technical people, I call myself a hacker. But
> when I'm talking to journalists I just say "programmer" or something like that.
> 							    -- Linus Torvalds
> 

WARNING: multiple messages have this Message-ID (diff)
From: horms@verge.net.au (Simon Horman)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 0/6] ARM/arm64 : shmobile/renesas: Add L2 cache-controller nodes
Date: Mon, 15 Feb 2016 10:58:49 +0900	[thread overview]
Message-ID: <20160215015848.GD14034@verge.net.au> (raw)
In-Reply-To: <1449512659-16688-1-git-send-email-geert+renesas@glider.be>

Hi Geert,

On Mon, Dec 07, 2015 at 07:24:13PM +0100, Geert Uytterhoeven wrote:
> 	Hi Simon, Magnus,
> 
> This patch series adds the missing L2 cache-controller nodes to the
> DTSes for various Renesas ARM-based SoCs, and links the CPU nodes to
> them.
> 
> For R-Mobile APE6 (r8a73a4), the L2 cache-controllers are also linked to
> the respective (already existing) SYSC Power Domains. Fortunately these
> Power Domains were never powered down, as they are parents of the Power
> Domains containing CPU cores. This may change in the future.
> 
> For R-Car Gen2 and Gen3 (r8a779x), this serves as a preparatory step for
> adding SYSC Power Domain support later.
> 
> Question for the ARM/DT people: What are the DT bindings for
> Cortex-A15/A7/A57/A53 L2 cache controllers?
> Everybody just seems to use "cache" for the compatible values...
> 
> Patches 2-5 were extracted from series "[PATCH/RFC 00/15]
> ARM: shmobile: R-Car: Add SYSC PM Domain DT Support",
> (http://lists.infradead.org/pipermail/linux-arm-kernel/2015-June/348742.html)
> and received some fixes. You can find more detailed changelogs in the
> individual patches).
> 
> This has been tested on r8a73a4/ape6evm, r8a7791/koelsch, and
> r8a7795/salvator-x.

Sorry for loosing track of this until now.

It seems to me that the Gen-2 changes could be applied, is that correct?
It also seems to me that there was inconclusive discussion regarding
the r8a7795 change, is that also correct.

> 
> Thanks!
> 
> Geert Uytterhoeven (6):
>   ARM: shmobile: r8a73a4 dtsi: Add L2 cache-controller nodes
>   ARM: shmobile: r8a7790 dtsi: Add L2 cache-controller nodes
>   ARM: shmobile: r8a7791 dtsi: Add L2 cache-controller node
>   ARM: shmobile: r8a7793 dtsi: Add L2 cache-controller node
>   ARM: shmobile: r8a7794 dtsi: Add L2 cache-controller node
>   arm64: renesas: r8a7795: Add L2 cache-controller nodes
> 
>  arch/arm/boot/dts/r8a73a4.dtsi           | 19 +++++++++++++++++++
>  arch/arm/boot/dts/r8a7790.dtsi           | 22 ++++++++++++++++++++++
>  arch/arm/boot/dts/r8a7791.dtsi           | 10 ++++++++++
>  arch/arm/boot/dts/r8a7793.dtsi           |  9 +++++++++
>  arch/arm/boot/dts/r8a7794.dtsi           |  8 ++++++++
>  arch/arm64/boot/dts/renesas/r8a7795.dtsi | 15 +++++++++++++++
>  6 files changed, 83 insertions(+)
> 
> -- 
> 1.9.1
> 
> Gr{oetje,eeting}s,
> 
> 						Geert
> 
> --
> Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert at linux-m68k.org
> 
> In personal conversations with technical people, I call myself a hacker. But
> when I'm talking to journalists I just say "programmer" or something like that.
> 							    -- Linus Torvalds
> 

  parent reply	other threads:[~2016-02-15  1:58 UTC|newest]

Thread overview: 60+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-12-07 18:24 [PATCH v2 0/6] ARM/arm64 : shmobile/renesas: Add L2 cache-controller nodes Geert Uytterhoeven
2015-12-07 18:24 ` Geert Uytterhoeven
2015-12-07 18:24 ` Geert Uytterhoeven
2015-12-07 18:24 ` [PATCH v2 1/6] ARM: shmobile: r8a73a4 dtsi: " Geert Uytterhoeven
2015-12-07 18:24   ` Geert Uytterhoeven
2015-12-07 18:24   ` Geert Uytterhoeven
2015-12-07 18:24 ` [PATCH v2 2/6] ARM: shmobile: r8a7790 " Geert Uytterhoeven
2015-12-07 18:24   ` Geert Uytterhoeven
2015-12-07 18:24   ` Geert Uytterhoeven
2015-12-07 18:24 ` [PATCH v2 3/6] ARM: shmobile: r8a7791 dtsi: Add L2 cache-controller node Geert Uytterhoeven
2015-12-07 18:24   ` Geert Uytterhoeven
2015-12-07 18:24   ` Geert Uytterhoeven
2015-12-07 18:24 ` [PATCH v2 4/6] ARM: shmobile: r8a7793 " Geert Uytterhoeven
2015-12-07 18:24   ` Geert Uytterhoeven
2015-12-07 18:24   ` Geert Uytterhoeven
     [not found] ` <1449512659-16688-1-git-send-email-geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org>
2015-12-07 18:24   ` [PATCH v2 5/6] ARM: shmobile: r8a7794 " Geert Uytterhoeven
2015-12-07 18:24     ` Geert Uytterhoeven
2015-12-07 18:24     ` Geert Uytterhoeven
2015-12-07 18:24 ` [PATCH v2 6/6] arm64: renesas: r8a7795: Add L2 cache-controller nodes Geert Uytterhoeven
2015-12-07 18:24   ` Geert Uytterhoeven
2015-12-07 18:24   ` Geert Uytterhoeven
2015-12-07 18:49   ` Sudeep Holla
2015-12-07 18:49     ` Sudeep Holla
2015-12-07 18:49     ` Sudeep Holla
2015-12-07 19:03     ` Mark Rutland
2015-12-07 19:03       ` Mark Rutland
2015-12-07 19:03       ` Mark Rutland
2015-12-07 20:18       ` Geert Uytterhoeven
2015-12-07 20:18         ` Geert Uytterhoeven
2015-12-07 20:18         ` Geert Uytterhoeven
2015-12-15  8:45         ` Geert Uytterhoeven
2015-12-15  8:45           ` Geert Uytterhoeven
2015-12-15  8:45           ` Geert Uytterhoeven
2015-12-08 18:50       ` Dirk Behme
2015-12-08 18:50         ` Dirk Behme
2015-12-08 18:50         ` Dirk Behme
2015-12-08 18:58         ` Sudeep Holla
2015-12-08 18:58           ` Sudeep Holla
2015-12-08 18:58           ` Sudeep Holla
2015-12-08 19:16         ` Mark Rutland
2015-12-08 19:16           ` Mark Rutland
2015-12-08 19:16           ` Mark Rutland
2015-12-09 16:58           ` Dirk Behme
2015-12-09 16:58             ` Dirk Behme
2015-12-09 16:58             ` Dirk Behme
2015-12-09 17:16             ` Sudeep Holla
2015-12-09 17:16               ` Sudeep Holla
2015-12-09 17:16               ` Sudeep Holla
2015-12-09 17:21             ` Mark Rutland
2015-12-09 17:21               ` Mark Rutland
2015-12-09 17:21               ` Mark Rutland
2015-12-09 17:34               ` Sudeep Holla
2015-12-09 17:34                 ` Sudeep Holla
2015-12-09 17:34                 ` Sudeep Holla
2016-02-15  1:58 ` Simon Horman [this message]
2016-02-15  1:58   ` [PATCH v2 0/6] ARM/arm64 : shmobile/renesas: " Simon Horman
2016-02-15  1:58   ` Simon Horman
2016-02-15 10:15   ` Geert Uytterhoeven
2016-02-15 10:15     ` Geert Uytterhoeven
2016-02-15 10:15     ` Geert Uytterhoeven

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20160215015848.GD14034@verge.net.au \
    --to=horms@verge.net.au \
    --cc=catalin.marinas@arm.com \
    --cc=devicetree@vger.kernel.org \
    --cc=galak@codeaurora.org \
    --cc=geert+renesas@glider.be \
    --cc=ijc+devicetree@hellion.org.uk \
    --cc=lina.iyer@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-pm@vger.kernel.org \
    --cc=linux-sh@vger.kernel.org \
    --cc=magnus.damm@gmail.com \
    --cc=mark.rutland@arm.com \
    --cc=pawel.moll@arm.com \
    --cc=robh+dt@kernel.org \
    --cc=sudeep.holla@arm.com \
    --cc=will.deacon@arm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.