From: Tony Lindgren <tony-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org>
To: Lokesh Vutla <lokeshvutla-l0cyMroinI0@public.gmane.org>
Cc: linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org,
mark.rutland-5wv7dgnIgG8@public.gmane.org,
pawel.moll-5wv7dgnIgG8@public.gmane.org,
galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
Tero Kristo <t-kristo-l0cyMroinI0@public.gmane.org>,
nm-l0cyMroinI0@public.gmane.org,
Sekhar Nori <nsekhar-l0cyMroinI0@public.gmane.org>
Subject: Re: [PATCH] ARM: dts: DRA7: change address-cells and size-cells
Date: Fri, 26 Feb 2016 11:11:27 -0800 [thread overview]
Message-ID: <20160226191127.GE13417@atomide.com> (raw)
In-Reply-To: <1456308664-28308-1-git-send-email-lokeshvutla-l0cyMroinI0@public.gmane.org>
* Lokesh Vutla <lokeshvutla-l0cyMroinI0@public.gmane.org> [160224 02:14]:
> DRA7 SoC has the capability to support DDR memory upto 4GB. In order to
> represent this in memory dt node, the address-cells and size cells
> should be 2. So, changing the address-cells and size-cells to 2 and
> updating the memory nodes accordingly.
> @@ -57,10 +57,10 @@
> compatible = "arm,cortex-a15-gic";
> interrupt-controller;
> #interrupt-cells = <3>;
> - reg = <0x48211000 0x1000>,
> - <0x48212000 0x1000>,
> - <0x48214000 0x2000>,
> - <0x48216000 0x2000>;
> + reg = <0x0 0x48211000 0x0 0x1000>,
> + <0x0 0x48212000 0x0 0x1000>,
> + <0x0 0x48214000 0x0 0x2000>,
> + <0x0 0x48216000 0x0 0x2000>;
> interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
> interrupt-parent = <&gic>;
> };
> @@ -69,7 +69,7 @@
> compatible = "ti,omap5-wugen-mpu", "ti,omap4-wugen-mpu";
> interrupt-controller;
> #interrupt-cells = <3>;
> - reg = <0x48281000 0x1000>;
> + reg = <0x0 0x48281000 0x0 0x1000>;
> interrupt-parent = <&gic>;
> };
>
> @@ -96,10 +96,10 @@
> compatible = "ti,dra7-l3-noc", "simple-bus";
> #address-cells = <1>;
> #size-cells = <1>;
> - ranges;
> + ranges = <0x0 0x0 0x0 0xc0000000>;
> ti,hwmods = "l3_main_1", "l3_main_2";
> - reg = <0x44000000 0x1000000>,
> - <0x45000000 0x1000>;
> + reg = <0x0 0x44000000 0x0 0x1000000>,
> + <0x0 0x45000000 0x0 0x1000>;
> interrupts-extended = <&crossbar_mpu GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
> <&wakeupgen GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
>
Is size-cells 2 needed for all these devices too? Can't
you just set it for the memory nodes?
Regards,
Tony
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: tony@atomide.com (Tony Lindgren)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] ARM: dts: DRA7: change address-cells and size-cells
Date: Fri, 26 Feb 2016 11:11:27 -0800 [thread overview]
Message-ID: <20160226191127.GE13417@atomide.com> (raw)
In-Reply-To: <1456308664-28308-1-git-send-email-lokeshvutla@ti.com>
* Lokesh Vutla <lokeshvutla@ti.com> [160224 02:14]:
> DRA7 SoC has the capability to support DDR memory upto 4GB. In order to
> represent this in memory dt node, the address-cells and size cells
> should be 2. So, changing the address-cells and size-cells to 2 and
> updating the memory nodes accordingly.
> @@ -57,10 +57,10 @@
> compatible = "arm,cortex-a15-gic";
> interrupt-controller;
> #interrupt-cells = <3>;
> - reg = <0x48211000 0x1000>,
> - <0x48212000 0x1000>,
> - <0x48214000 0x2000>,
> - <0x48216000 0x2000>;
> + reg = <0x0 0x48211000 0x0 0x1000>,
> + <0x0 0x48212000 0x0 0x1000>,
> + <0x0 0x48214000 0x0 0x2000>,
> + <0x0 0x48216000 0x0 0x2000>;
> interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
> interrupt-parent = <&gic>;
> };
> @@ -69,7 +69,7 @@
> compatible = "ti,omap5-wugen-mpu", "ti,omap4-wugen-mpu";
> interrupt-controller;
> #interrupt-cells = <3>;
> - reg = <0x48281000 0x1000>;
> + reg = <0x0 0x48281000 0x0 0x1000>;
> interrupt-parent = <&gic>;
> };
>
> @@ -96,10 +96,10 @@
> compatible = "ti,dra7-l3-noc", "simple-bus";
> #address-cells = <1>;
> #size-cells = <1>;
> - ranges;
> + ranges = <0x0 0x0 0x0 0xc0000000>;
> ti,hwmods = "l3_main_1", "l3_main_2";
> - reg = <0x44000000 0x1000000>,
> - <0x45000000 0x1000>;
> + reg = <0x0 0x44000000 0x0 0x1000000>,
> + <0x0 0x45000000 0x0 0x1000>;
> interrupts-extended = <&crossbar_mpu GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
> <&wakeupgen GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
>
Is size-cells 2 needed for all these devices too? Can't
you just set it for the memory nodes?
Regards,
Tony
next prev parent reply other threads:[~2016-02-26 19:11 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-02-24 10:11 [PATCH] ARM: dts: DRA7: change address-cells and size-cells Lokesh Vutla
2016-02-24 10:11 ` Lokesh Vutla
[not found] ` <1456308664-28308-1-git-send-email-lokeshvutla-l0cyMroinI0@public.gmane.org>
2016-02-26 19:11 ` Tony Lindgren [this message]
2016-02-26 19:11 ` Tony Lindgren
[not found] ` <20160226191127.GE13417-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org>
2016-02-29 8:44 ` Lokesh Vutla
2016-02-29 8:44 ` Lokesh Vutla
[not found] ` <56D40505.8020702-l0cyMroinI0@public.gmane.org>
2016-02-29 18:16 ` Tony Lindgren
2016-02-29 18:16 ` Tony Lindgren
[not found] ` <20160229181606.GM13417-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org>
2016-02-29 20:45 ` Arnd Bergmann
2016-02-29 20:45 ` Arnd Bergmann
2016-02-29 21:32 ` Tony Lindgren
2016-02-29 21:32 ` Tony Lindgren
2016-02-29 23:01 ` Tony Lindgren
2016-02-29 23:01 ` Tony Lindgren
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160226191127.GE13417@atomide.com \
--to=tony-4v6ys6ai5vpbdgjk7y7tuq@public.gmane.org \
--cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=lokeshvutla-l0cyMroinI0@public.gmane.org \
--cc=mark.rutland-5wv7dgnIgG8@public.gmane.org \
--cc=nm-l0cyMroinI0@public.gmane.org \
--cc=nsekhar-l0cyMroinI0@public.gmane.org \
--cc=pawel.moll-5wv7dgnIgG8@public.gmane.org \
--cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
--cc=t-kristo-l0cyMroinI0@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.