From: David Gibson <dgibson@redhat.com>
To: Laurent Vivier <lvivier@redhat.com>
Cc: thuth@redhat.com, qemu-ppc@nongnu.org,
Alexander Graf <agraf@suse.de>,
qemu-devel@nongnu.org
Subject: Re: [Qemu-devel] [PATCH] target-ppc: Multiple/String Word alignment exception
Date: Thu, 31 Mar 2016 10:29:45 +1100 [thread overview]
Message-ID: <20160331102945.5a31dbe5@voom.fritz.box> (raw)
In-Reply-To: <1459357980-29330-1-git-send-email-lvivier@redhat.com>
[-- Attachment #1: Type: text/plain, Size: 4257 bytes --]
On Wed, 30 Mar 2016 19:13:00 +0200
Laurent Vivier <lvivier@redhat.com> wrote:
> If the processor is in little-endian mode, an alignment interrupt must
> occur for the following instructions: lmw, stmw, lswi, lswx, stswi or stswx.
>
> This is what happens with KVM, so change TCG to do the same.
>
> As the instruction can be emulated by the kernel, enable the change
> only in softmmu mode.
>
> Signed-off-by: Laurent Vivier <lvivier@redhat.com>
I guess this makes sense given the existing hardware behaviour, even
though it seems a bit perverse to me to make the emulator strictly less
functional.
Alex, what do you think?
Note that in time I expect we'll want some new flag to control this
behaviour. Given the push towards LE, I think it's pretty likely that
future CPUs (maybe even POWER9) will allow these operations on LE
without exceptions.
I guess one question here is what does the architecture say about
this? Does it say these operations will generate alignment exceptions
on LE, or just that they may (implementation dependent)?
> ---
> target-ppc/translate.c | 42 ++++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 42 insertions(+)
>
> diff --git a/target-ppc/translate.c b/target-ppc/translate.c
> index 6f0e7b4..e33dcf7 100644
> --- a/target-ppc/translate.c
> +++ b/target-ppc/translate.c
> @@ -3181,6 +3181,13 @@ static void gen_lmw(DisasContext *ctx)
> {
> TCGv t0;
> TCGv_i32 t1;
> +#if !defined(CONFIG_USER_ONLY)
> + if (ctx->le_mode) {
> + gen_exception_err(ctx, POWERPC_EXCP_ALIGN, POWERPC_EXCP_ALIGN_LE);
> + return;
> + }
> +#endif
> +
> gen_set_access_type(ctx, ACCESS_INT);
> /* NIP cannot be restored if the memory exception comes from an helper */
> gen_update_nip(ctx, ctx->nip - 4);
> @@ -3197,6 +3204,13 @@ static void gen_stmw(DisasContext *ctx)
> {
> TCGv t0;
> TCGv_i32 t1;
> +#if !defined(CONFIG_USER_ONLY)
> + if (ctx->le_mode) {
> + gen_exception_err(ctx, POWERPC_EXCP_ALIGN, POWERPC_EXCP_ALIGN_LE);
> + return;
> + }
> +#endif
> +
> gen_set_access_type(ctx, ACCESS_INT);
> /* NIP cannot be restored if the memory exception comes from an helper */
> gen_update_nip(ctx, ctx->nip - 4);
> @@ -3224,6 +3238,13 @@ static void gen_lswi(DisasContext *ctx)
> int start = rD(ctx->opcode);
> int ra = rA(ctx->opcode);
> int nr;
> +#if !defined(CONFIG_USER_ONLY)
> + if (ctx->le_mode) {
> + gen_exception_err(ctx, POWERPC_EXCP_ALIGN, POWERPC_EXCP_ALIGN_LE);
> + return;
> + }
> +#endif
> +
>
> if (nb == 0)
> nb = 32;
> @@ -3252,6 +3273,13 @@ static void gen_lswx(DisasContext *ctx)
> {
> TCGv t0;
> TCGv_i32 t1, t2, t3;
> +#if !defined(CONFIG_USER_ONLY)
> + if (ctx->le_mode) {
> + gen_exception_err(ctx, POWERPC_EXCP_ALIGN, POWERPC_EXCP_ALIGN_LE);
> + return;
> + }
> +#endif
> +
> gen_set_access_type(ctx, ACCESS_INT);
> /* NIP cannot be restored if the memory exception comes from an helper */
> gen_update_nip(ctx, ctx->nip - 4);
> @@ -3273,6 +3301,13 @@ static void gen_stswi(DisasContext *ctx)
> TCGv t0;
> TCGv_i32 t1, t2;
> int nb = NB(ctx->opcode);
> +#if !defined(CONFIG_USER_ONLY)
> + if (ctx->le_mode) {
> + gen_exception_err(ctx, POWERPC_EXCP_ALIGN, POWERPC_EXCP_ALIGN_LE);
> + return;
> + }
> +#endif
> +
> gen_set_access_type(ctx, ACCESS_INT);
> /* NIP cannot be restored if the memory exception comes from an helper */
> gen_update_nip(ctx, ctx->nip - 4);
> @@ -3293,6 +3328,13 @@ static void gen_stswx(DisasContext *ctx)
> {
> TCGv t0;
> TCGv_i32 t1, t2;
> +#if !defined(CONFIG_USER_ONLY)
> + if (ctx->le_mode) {
> + gen_exception_err(ctx, POWERPC_EXCP_ALIGN, POWERPC_EXCP_ALIGN_LE);
> + return;
> + }
> +#endif
> +
> gen_set_access_type(ctx, ACCESS_INT);
> /* NIP cannot be restored if the memory exception comes from an helper */
> gen_update_nip(ctx, ctx->nip - 4);
> --
> 2.5.5
>
--
David Gibson <dgibson@redhat.com>
Senior Software Engineer, Virtualization, Red Hat
[-- Attachment #2: OpenPGP digital signature --]
[-- Type: application/pgp-signature, Size: 819 bytes --]
next prev parent reply other threads:[~2016-03-30 23:28 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-03-30 17:13 [Qemu-devel] [PATCH] target-ppc: Multiple/String Word alignment exception Laurent Vivier
2016-03-30 23:29 ` David Gibson [this message]
2016-03-31 0:53 ` Laurent Vivier
2016-03-31 6:54 ` Alexander Graf
2016-03-31 7:06 ` Laurent Vivier
2016-03-31 7:15 ` Alexander Graf
2016-03-31 7:39 ` Laurent Vivier
2016-03-31 8:50 ` Thomas Huth
2016-03-31 9:03 ` Alexander Graf
2016-03-31 9:18 ` Thomas Huth
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160331102945.5a31dbe5@voom.fritz.box \
--to=dgibson@redhat.com \
--cc=agraf@suse.de \
--cc=lvivier@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.