All of lore.kernel.org
 help / color / mirror / Atom feed
From: will.deacon@arm.com (Will Deacon)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 2/4] Documentation: Add documentation for APM X-Gene SoC PMU DTS binding
Date: Wed, 20 Apr 2016 12:31:22 +0100	[thread overview]
Message-ID: <20160420113121.GE2514@arm.com> (raw)
In-Reply-To: <CACgAJHyBbO_LXwtfNVK1f=dY3v1Jfxwxq1dw98EZ0aYdhjPpAg@mail.gmail.com>

On Mon, Apr 18, 2016 at 01:04:53PM -0700, Tai Tri Nguyen wrote:
> >> +Required properties for MCB subnode:
> >> +- compatible         : Shall be "apm,xgene-pmu-mcb".
> >> +- reg                        : First resource shall be the MCB PMU resource.
> >> +- index                      : Instance number of the MCB PMU.
> >> +
> >> +Required properties for MC subnode:
> >> +- compatible         : Shall be "apm,xgene-pmu-mc".
> >> +- reg                        : First resource shall be the MC PMU resource.
> >> +- index                      : Instance number of the MC PMU.
> >
> > Don't use indexes. You probably need phandles to the nodes these are
> > related to.
> >
> > How many variations of child nodes do you expect to have? 2, 10, 50? You
> > might want to just collapse all this down to a single node and put this
> > information in the driver if it is fixed for each SoC and there's only a
> > handful.
> >
> 
> For each kind of PMU, for example memory controller PMU, I expect to
> have the number of instances up to 8.
> They are actually all independent PMU nodes and have their own CSR memory bases.
> The indexes are used for exposing the devices to perf user only. It
> doesn't have an impact on the programming model.
> Mark also had the same concern.

Regardless, I'll need an ack from Rob or Mark before I can merge this.

Will

WARNING: multiple messages have this Message-ID (diff)
From: Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>
To: Tai Tri Nguyen <ttnguyen-qTEPVZfXA3Y@public.gmane.org>
Cc: Rob Herring <robh-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
	Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>,
	catalin.marinas-5wv7dgnIgG8@public.gmane.org,
	linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
	devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
	linux-arm-kernel
	<linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>,
	patches <patches-qTEPVZfXA3Y@public.gmane.org>
Subject: Re: [PATCH v2 2/4] Documentation: Add documentation for APM X-Gene SoC PMU DTS binding
Date: Wed, 20 Apr 2016 12:31:22 +0100	[thread overview]
Message-ID: <20160420113121.GE2514@arm.com> (raw)
In-Reply-To: <CACgAJHyBbO_LXwtfNVK1f=dY3v1Jfxwxq1dw98EZ0aYdhjPpAg-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>

On Mon, Apr 18, 2016 at 01:04:53PM -0700, Tai Tri Nguyen wrote:
> >> +Required properties for MCB subnode:
> >> +- compatible         : Shall be "apm,xgene-pmu-mcb".
> >> +- reg                        : First resource shall be the MCB PMU resource.
> >> +- index                      : Instance number of the MCB PMU.
> >> +
> >> +Required properties for MC subnode:
> >> +- compatible         : Shall be "apm,xgene-pmu-mc".
> >> +- reg                        : First resource shall be the MC PMU resource.
> >> +- index                      : Instance number of the MC PMU.
> >
> > Don't use indexes. You probably need phandles to the nodes these are
> > related to.
> >
> > How many variations of child nodes do you expect to have? 2, 10, 50? You
> > might want to just collapse all this down to a single node and put this
> > information in the driver if it is fixed for each SoC and there's only a
> > handful.
> >
> 
> For each kind of PMU, for example memory controller PMU, I expect to
> have the number of instances up to 8.
> They are actually all independent PMU nodes and have their own CSR memory bases.
> The indexes are used for exposing the devices to perf user only. It
> doesn't have an impact on the programming model.
> Mark also had the same concern.

Regardless, I'll need an ack from Rob or Mark before I can merge this.

Will
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

WARNING: multiple messages have this Message-ID (diff)
From: Will Deacon <will.deacon@arm.com>
To: Tai Tri Nguyen <ttnguyen@apm.com>
Cc: Rob Herring <robh@kernel.org>,
	Mark Rutland <mark.rutland@arm.com>,
	catalin.marinas@arm.com, linux-kernel@vger.kernel.org,
	devicetree@vger.kernel.org,
	linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
	patches <patches@apm.com>
Subject: Re: [PATCH v2 2/4] Documentation: Add documentation for APM X-Gene SoC PMU DTS binding
Date: Wed, 20 Apr 2016 12:31:22 +0100	[thread overview]
Message-ID: <20160420113121.GE2514@arm.com> (raw)
In-Reply-To: <CACgAJHyBbO_LXwtfNVK1f=dY3v1Jfxwxq1dw98EZ0aYdhjPpAg@mail.gmail.com>

On Mon, Apr 18, 2016 at 01:04:53PM -0700, Tai Tri Nguyen wrote:
> >> +Required properties for MCB subnode:
> >> +- compatible         : Shall be "apm,xgene-pmu-mcb".
> >> +- reg                        : First resource shall be the MCB PMU resource.
> >> +- index                      : Instance number of the MCB PMU.
> >> +
> >> +Required properties for MC subnode:
> >> +- compatible         : Shall be "apm,xgene-pmu-mc".
> >> +- reg                        : First resource shall be the MC PMU resource.
> >> +- index                      : Instance number of the MC PMU.
> >
> > Don't use indexes. You probably need phandles to the nodes these are
> > related to.
> >
> > How many variations of child nodes do you expect to have? 2, 10, 50? You
> > might want to just collapse all this down to a single node and put this
> > information in the driver if it is fixed for each SoC and there's only a
> > handful.
> >
> 
> For each kind of PMU, for example memory controller PMU, I expect to
> have the number of instances up to 8.
> They are actually all independent PMU nodes and have their own CSR memory bases.
> The indexes are used for exposing the devices to perf user only. It
> doesn't have an impact on the programming model.
> Mark also had the same concern.

Regardless, I'll need an ack from Rob or Mark before I can merge this.

Will

  reply	other threads:[~2016-04-20 11:31 UTC|newest]

Thread overview: 53+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-04-13  1:22 [PATCH v2 0/4] perf: Add APM X-Gene SoC Performance Monitoring Unit driver Tai Nguyen
2016-04-13  1:22 ` Tai Nguyen
2016-04-13  1:22 ` [PATCH v2 1/4] MAINTAINERS: Add entry for APM X-Gene SoC PMU driver Tai Nguyen
2016-04-13  1:22   ` Tai Nguyen
2016-04-13  1:22   ` Tai Nguyen
2016-04-13  1:22 ` [PATCH v2 2/4] Documentation: Add documentation for APM X-Gene SoC PMU DTS binding Tai Nguyen
2016-04-13  1:22   ` Tai Nguyen
2016-04-18 17:00   ` Rob Herring
2016-04-18 17:00     ` Rob Herring
2016-04-18 17:00     ` Rob Herring
2016-04-18 20:04     ` Tai Tri Nguyen
2016-04-18 20:04       ` Tai Tri Nguyen
2016-04-18 20:04       ` Tai Tri Nguyen
2016-04-20 11:31       ` Will Deacon [this message]
2016-04-20 11:31         ` Will Deacon
2016-04-20 11:31         ` Will Deacon
2016-04-29 17:08         ` Tai Tri Nguyen
2016-04-29 17:08           ` Tai Tri Nguyen
2016-04-29 17:08           ` Tai Tri Nguyen
2016-05-02 20:56         ` Rob Herring
2016-05-02 20:56           ` Rob Herring
2016-05-02 21:46           ` Tai Tri Nguyen
2016-05-02 21:46             ` Tai Tri Nguyen
2016-05-10 23:43             ` Tai Tri Nguyen
2016-05-10 23:43               ` Tai Tri Nguyen
2016-05-10 23:43               ` Tai Tri Nguyen
2016-05-24 21:12               ` Tai Tri Nguyen
2016-05-24 21:12                 ` Tai Tri Nguyen
2016-05-31 16:25                 ` Will Deacon
2016-05-31 16:25                   ` Will Deacon
2016-05-31 16:25                   ` Will Deacon
2016-05-31 17:18                   ` Tai Tri Nguyen
2016-05-31 17:18                     ` Tai Tri Nguyen
2016-05-31 17:18                     ` Tai Tri Nguyen
2016-05-31 16:56             ` Mark Rutland
2016-05-31 16:56               ` Mark Rutland
2016-05-31 17:17               ` Tai Tri Nguyen
2016-05-31 17:17                 ` Tai Tri Nguyen
2016-05-31 17:17                 ` Tai Tri Nguyen
2016-06-01  1:25                 ` Tai Tri Nguyen
2016-06-01  1:25                   ` Tai Tri Nguyen
2016-06-01  1:25                   ` Tai Tri Nguyen
2016-06-06 17:29                   ` Mark Rutland
2016-06-06 17:29                     ` Mark Rutland
2016-06-06 17:29                     ` Mark Rutland
2016-06-06 17:55                     ` Tai Tri Nguyen
2016-06-06 17:55                       ` Tai Tri Nguyen
2016-06-06 17:55                       ` Tai Tri Nguyen
2016-04-13  1:22 ` [PATCH v2 3/4] perf: xgene: Add APM X-Gene SoC Performance Monitoring Unit driver Tai Nguyen
2016-04-13  1:22   ` Tai Nguyen
2016-04-13  1:22   ` Tai Nguyen
2016-04-13  1:22 ` [PATCH v2 4/4] arm64: dts: apm: Add APM X-Gene SoC PMU DTS entries Tai Nguyen
2016-04-13  1:22   ` Tai Nguyen

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20160420113121.GE2514@arm.com \
    --to=will.deacon@arm.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.