From: Peter Xu <peterx@redhat.com>
To: Jan Kiszka <jan.kiszka@web.de>
Cc: qemu-devel@nongnu.org, imammedo@redhat.com, rth@twiddle.net,
ehabkost@redhat.com, jasowang@redhat.com, marcel@redhat.com,
mst@redhat.com, pbonzini@redhat.com, rkrcmar@redhat.com,
alex.williamson@redhat.com, wexu@redhat.com,
davidkiarie4@gmail.com
Subject: Re: [Qemu-devel] [PATCH v6 22/26] x86-iommu: replace existing VT-d hooks into X86 ones
Date: Mon, 9 May 2016 13:23:03 +0800 [thread overview]
Message-ID: <20160509052303.GH4100@pxdev.xzpeter.org> (raw)
In-Reply-To: <572B13EF.406@web.de>
On Thu, May 05, 2016 at 11:35:43AM +0200, Jan Kiszka wrote:
> On 2016-05-05 05:25, Peter Xu wrote:
> > Previously, there are lots of VT-d hooks in common codes (like q35,
> > ioapic, etc.). A better way is to avoid using VT-d interfaces. Also, we
> > can start to abstract some common functions between Intel and future AMD
> > IOMMU device.
>
> Just don't introduce the VT-d variants in the first place. Will also
> shorten your patch series again.
Yes, I can do that.
After waiting for some more review comments and making sure this is
the correct way to go, I can do the re-arrangement in next version.
Thanks,
-- peterx
next prev parent reply other threads:[~2016-05-09 5:23 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-05-05 3:25 [Qemu-devel] [PATCH v6 00/26] IOMMU: Enable interrupt remapping for Intel IOMMU Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 01/26] acpi: enable INTR for DMAR report structure Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 02/26] intel_iommu: allow queued invalidation for IR Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 03/26] intel_iommu: set IR bit for ECAP register Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 04/26] acpi: add DMAR scope definition for root IOAPIC Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 05/26] intel_iommu: define interrupt remap table addr register Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 06/26] intel_iommu: handle interrupt remap enable Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 07/26] intel_iommu: define several structs for IOMMU IR Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 08/26] intel_iommu: provide helper function vtd_get_iommu Peter Xu
2016-05-05 9:29 ` David Kiarie
2016-05-09 6:15 ` Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 09/26] intel_iommu: add IR translation faults defines Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 10/26] intel_iommu: Add support for PCI MSI remap Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 11/26] q35: ioapic: add support for emulated IOAPIC IR Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 12/26] ioapic: introduce ioapic_entry_parse() helper Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 13/26] intel_iommu: add support for split irqchip Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 14/26] q35: add "intremap" parameter to enable IR Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 15/26] intel_iommu: introduce IEC notifiers Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 16/26] ioapic: register VT-d IEC invalidate notifier Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 17/26] ioapic: keep RO bits for IOAPIC entry Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 18/26] ioapic: clear remote irr bit for edge-triggered interrupts Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 19/26] intel_iommu: Add support for Extended Interrupt Mode Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 20/26] intel_iommu: add SID validation for IR Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 21/26] x86-iommu: introduce parent class Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 22/26] x86-iommu: replace existing VT-d hooks into X86 ones Peter Xu
2016-05-05 9:35 ` Jan Kiszka
2016-05-09 5:23 ` Peter Xu [this message]
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 23/26] kvm-irqchip: simplify kvm_irqchip_add_msi_route Peter Xu
2016-05-05 3:25 ` [Qemu-devel] [PATCH v6 24/26] kvm-irqchip: i386: add hook for add/remove virq Peter Xu
2016-05-09 8:02 ` Peter Xu
2016-05-10 8:11 ` Peter Xu
2016-05-05 3:26 ` [Qemu-devel] [PATCH v6 25/26] kvm-irqchip: x86: add msi route notify fn Peter Xu
2016-05-05 3:26 ` [Qemu-devel] [PATCH v6 26/26] kvm-irqchip: do explicit commit when update irq Peter Xu
2016-05-05 4:36 ` [Qemu-devel] [PATCH v6 00/26] IOMMU: Enable interrupt remapping for Intel IOMMU Peter Xu
2016-05-09 17:15 ` Radim Krčmář
2016-05-09 20:37 ` Radim Krčmář
2016-05-10 6:16 ` Peter Xu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160509052303.GH4100@pxdev.xzpeter.org \
--to=peterx@redhat.com \
--cc=alex.williamson@redhat.com \
--cc=davidkiarie4@gmail.com \
--cc=ehabkost@redhat.com \
--cc=imammedo@redhat.com \
--cc=jan.kiszka@web.de \
--cc=jasowang@redhat.com \
--cc=marcel@redhat.com \
--cc=mst@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=rkrcmar@redhat.com \
--cc=rth@twiddle.net \
--cc=wexu@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.