* [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-15 10:13 ` Fabien Lahoudere 0 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-15 10:13 UTC (permalink / raw) Cc: Kalle Kankare, Fabien Lahoudere, Shawn Guo, Sascha Hauer, Fabio Estevam, Michael Turquette, Stephen Boyd, Rob Herring, Mark Rutland, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE, open list:COMMON CLK FRAMEWORK, open list, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS From: Kalle Kankare <kalle.kankare@vincit.fi> Add clocks configuration for CSI, FIRI and IEEE1588. Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> --- drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- 2 files changed, 34 insertions(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c index 29d4c44..1e3c9ea 100644 --- a/drivers/clk/imx/clk-imx51-imx53.c +++ b/drivers/clk/imx/clk-imx51-imx53.c @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; static const char *step_sels[] = { "lp_apm", }; static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; static struct clk *clk[IMX5_CLK_END]; static struct clk_onecell_data clk_data; @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) clk[IMX5_CLK_I2C3_GATE] = imx_clk_gate2("i2c3_gate", "per_root", MXC_CCM_CCGR1, 22); clk[IMX5_CLK_SATA_GATE] = imx_clk_gate2("sata_gate", "ipg", MXC_CCM_CCGR4, 2); + clk[IMX5_CLK_FIRI_SEL] = imx_clk_mux("firi_sel", MXC_CCM_CSCMR2, 12, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_FIRI_PRED] = imx_clk_divider("firi_pred", "firi_sel", MXC_CCM_CSCDR3, 6, 3); + clk[IMX5_CLK_FIRI_PODF] = imx_clk_divider("firi_podf", "firi_pred", MXC_CCM_CSCDR3, 0, 6); + clk[IMX5_CLK_FIRI_SERIAL_GATE] = imx_clk_gate2("firi_serial_gate", "firi_podf", MXC_CCM_CCGR1, 28); + clk[IMX5_CLK_FIRI_IPG_GATE] = imx_clk_gate2("firi_ipg_gate", "ipg", MXC_CCM_CCGR1, 26); + + clk[IMX5_CLK_CSI0_MCLK1_SEL] = imx_clk_mux("csi0_mclk1_sel", MXC_CCM_CSCMR2, 22, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_CSI0_MCLK1_PRED] = imx_clk_divider("csi0_mclk1_pred", "csi0_mclk1_sel", MXC_CCM_CSCDR4, 6, 3); + clk[IMX5_CLK_CSI0_MCLK1_PODF] = imx_clk_divider("csi0_mclk1_podf", "csi0_mclk1_pred", MXC_CCM_CSCDR4, 0, 6); + clk[IMX5_CLK_CSI0_MCLK1_GATE] = imx_clk_gate2("csi0_mclk1_serial_gate", "csi0_mclk1_podf", MXC_CCM_CCGR6, 4); + + clk[IMX5_CLK_IEEE1588_SEL] = imx_clk_mux("ieee1588_sel", MXC_CCM_CSCMR2, 14, 2, + ieee1588_sels, ARRAY_SIZE(ieee1588_sels)); + clk[IMX5_CLK_IEEE1588_PRED] = imx_clk_divider("ieee1588_pred", "ieee1588_sel", MXC_CCM_CSCDR2, 6, 3); + clk[IMX5_CLK_IEEE1588_PODF] = imx_clk_divider("ieee1588_podf", "ieee1588_pred", MXC_CCM_CSCDR2, 0, 6); + clk[IMX5_CLK_IEEE1588_GATE] = imx_clk_gate2("ieee1588_serial_gate", "ieee1588_podf", MXC_CCM_CCGR7, 6); + clk[IMX5_CLK_CKO1_SEL] = imx_clk_mux("cko1_sel", MXC_CCM_CCOSR, 0, 4, mx53_cko1_sel, ARRAY_SIZE(mx53_cko1_sel)); clk[IMX5_CLK_CKO1_PODF] = imx_clk_divider("cko1_podf", "cko1_sel", MXC_CCM_CCOSR, 4, 3); diff --git a/include/dt-bindings/clock/imx5-clock.h b/include/dt-bindings/clock/imx5-clock.h index f4b7478..d382fc7 100644 --- a/include/dt-bindings/clock/imx5-clock.h +++ b/include/dt-bindings/clock/imx5-clock.h @@ -201,6 +201,19 @@ #define IMX5_CLK_STEP_SEL 189 #define IMX5_CLK_CPU_PODF_SEL 190 #define IMX5_CLK_ARM 191 -#define IMX5_CLK_END 192 +#define IMX5_CLK_FIRI_PRED 192 +#define IMX5_CLK_FIRI_SEL 193 +#define IMX5_CLK_FIRI_PODF 194 +#define IMX5_CLK_FIRI_SERIAL_GATE 195 +#define IMX5_CLK_FIRI_IPG_GATE 196 +#define IMX5_CLK_CSI0_MCLK1_PRED 197 +#define IMX5_CLK_CSI0_MCLK1_SEL 198 +#define IMX5_CLK_CSI0_MCLK1_PODF 199 +#define IMX5_CLK_CSI0_MCLK1_GATE 200 +#define IMX5_CLK_IEEE1588_PRED 201 +#define IMX5_CLK_IEEE1588_SEL 202 +#define IMX5_CLK_IEEE1588_PODF 203 +#define IMX5_CLK_IEEE1588_GATE 204 +#define IMX5_CLK_END 205 #endif /* __DT_BINDINGS_CLOCK_IMX5_H */ -- 2.1.4 ^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-15 10:13 ` Fabien Lahoudere 0 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-15 10:13 UTC (permalink / raw) Cc: Kalle Kankare, Fabien Lahoudere, Shawn Guo, Sascha Hauer, Fabio Estevam, Michael Turquette, Stephen Boyd, Rob Herring, Mark Rutland, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE, open list:COMMON CLK FRAMEWORK, open list, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS From: Kalle Kankare <kalle.kankare@vincit.fi> Add clocks configuration for CSI, FIRI and IEEE1588. Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> --- drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- 2 files changed, 34 insertions(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c index 29d4c44..1e3c9ea 100644 --- a/drivers/clk/imx/clk-imx51-imx53.c +++ b/drivers/clk/imx/clk-imx51-imx53.c @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; static const char *step_sels[] = { "lp_apm", }; static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; static struct clk *clk[IMX5_CLK_END]; static struct clk_onecell_data clk_data; @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) clk[IMX5_CLK_I2C3_GATE] = imx_clk_gate2("i2c3_gate", "per_root", MXC_CCM_CCGR1, 22); clk[IMX5_CLK_SATA_GATE] = imx_clk_gate2("sata_gate", "ipg", MXC_CCM_CCGR4, 2); + clk[IMX5_CLK_FIRI_SEL] = imx_clk_mux("firi_sel", MXC_CCM_CSCMR2, 12, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_FIRI_PRED] = imx_clk_divider("firi_pred", "firi_sel", MXC_CCM_CSCDR3, 6, 3); + clk[IMX5_CLK_FIRI_PODF] = imx_clk_divider("firi_podf", "firi_pred", MXC_CCM_CSCDR3, 0, 6); + clk[IMX5_CLK_FIRI_SERIAL_GATE] = imx_clk_gate2("firi_serial_gate", "firi_podf", MXC_CCM_CCGR1, 28); + clk[IMX5_CLK_FIRI_IPG_GATE] = imx_clk_gate2("firi_ipg_gate", "ipg", MXC_CCM_CCGR1, 26); + + clk[IMX5_CLK_CSI0_MCLK1_SEL] = imx_clk_mux("csi0_mclk1_sel", MXC_CCM_CSCMR2, 22, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_CSI0_MCLK1_PRED] = imx_clk_divider("csi0_mclk1_pred", "csi0_mclk1_sel", MXC_CCM_CSCDR4, 6, 3); + clk[IMX5_CLK_CSI0_MCLK1_PODF] = imx_clk_divider("csi0_mclk1_podf", "csi0_mclk1_pred", MXC_CCM_CSCDR4, 0, 6); + clk[IMX5_CLK_CSI0_MCLK1_GATE] = imx_clk_gate2("csi0_mclk1_serial_gate", "csi0_mclk1_podf", MXC_CCM_CCGR6, 4); + + clk[IMX5_CLK_IEEE1588_SEL] = imx_clk_mux("ieee1588_sel", MXC_CCM_CSCMR2, 14, 2, + ieee1588_sels, ARRAY_SIZE(ieee1588_sels)); + clk[IMX5_CLK_IEEE1588_PRED] = imx_clk_divider("ieee1588_pred", "ieee1588_sel", MXC_CCM_CSCDR2, 6, 3); + clk[IMX5_CLK_IEEE1588_PODF] = imx_clk_divider("ieee1588_podf", "ieee1588_pred", MXC_CCM_CSCDR2, 0, 6); + clk[IMX5_CLK_IEEE1588_GATE] = imx_clk_gate2("ieee1588_serial_gate", "ieee1588_podf", MXC_CCM_CCGR7, 6); + clk[IMX5_CLK_CKO1_SEL] = imx_clk_mux("cko1_sel", MXC_CCM_CCOSR, 0, 4, mx53_cko1_sel, ARRAY_SIZE(mx53_cko1_sel)); clk[IMX5_CLK_CKO1_PODF] = imx_clk_divider("cko1_podf", "cko1_sel", MXC_CCM_CCOSR, 4, 3); diff --git a/include/dt-bindings/clock/imx5-clock.h b/include/dt-bindings/clock/imx5-clock.h index f4b7478..d382fc7 100644 --- a/include/dt-bindings/clock/imx5-clock.h +++ b/include/dt-bindings/clock/imx5-clock.h @@ -201,6 +201,19 @@ #define IMX5_CLK_STEP_SEL 189 #define IMX5_CLK_CPU_PODF_SEL 190 #define IMX5_CLK_ARM 191 -#define IMX5_CLK_END 192 +#define IMX5_CLK_FIRI_PRED 192 +#define IMX5_CLK_FIRI_SEL 193 +#define IMX5_CLK_FIRI_PODF 194 +#define IMX5_CLK_FIRI_SERIAL_GATE 195 +#define IMX5_CLK_FIRI_IPG_GATE 196 +#define IMX5_CLK_CSI0_MCLK1_PRED 197 +#define IMX5_CLK_CSI0_MCLK1_SEL 198 +#define IMX5_CLK_CSI0_MCLK1_PODF 199 +#define IMX5_CLK_CSI0_MCLK1_GATE 200 +#define IMX5_CLK_IEEE1588_PRED 201 +#define IMX5_CLK_IEEE1588_SEL 202 +#define IMX5_CLK_IEEE1588_PODF 203 +#define IMX5_CLK_IEEE1588_GATE 204 +#define IMX5_CLK_END 205 #endif /* __DT_BINDINGS_CLOCK_IMX5_H */ -- 2.1.4 ^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-15 10:13 ` Fabien Lahoudere 0 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-15 10:13 UTC (permalink / raw) Cc: Kalle Kankare, Fabien Lahoudere, Shawn Guo, Sascha Hauer, Fabio Estevam, Michael Turquette, Stephen Boyd, Rob Herring, Mark Rutland, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE, open list:COMMON CLK FRAMEWORK, open list, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS From: Kalle Kankare <kalle.kankare@vincit.fi> Add clocks configuration for CSI, FIRI and IEEE1588. Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> --- drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- 2 files changed, 34 insertions(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c index 29d4c44..1e3c9ea 100644 --- a/drivers/clk/imx/clk-imx51-imx53.c +++ b/drivers/clk/imx/clk-imx51-imx53.c @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; static const char *step_sels[] = { "lp_apm", }; static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; static struct clk *clk[IMX5_CLK_END]; static struct clk_onecell_data clk_data; @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) clk[IMX5_CLK_I2C3_GATE] = imx_clk_gate2("i2c3_gate", "per_root", MXC_CCM_CCGR1, 22); clk[IMX5_CLK_SATA_GATE] = imx_clk_gate2("sata_gate", "ipg", MXC_CCM_CCGR4, 2); + clk[IMX5_CLK_FIRI_SEL] = imx_clk_mux("firi_sel", MXC_CCM_CSCMR2, 12, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_FIRI_PRED] = imx_clk_divider("firi_pred", "firi_sel", MXC_CCM_CSCDR3, 6, 3); + clk[IMX5_CLK_FIRI_PODF] = imx_clk_divider("firi_podf", "firi_pred", MXC_CCM_CSCDR3, 0, 6); + clk[IMX5_CLK_FIRI_SERIAL_GATE] = imx_clk_gate2("firi_serial_gate", "firi_podf", MXC_CCM_CCGR1, 28); + clk[IMX5_CLK_FIRI_IPG_GATE] = imx_clk_gate2("firi_ipg_gate", "ipg", MXC_CCM_CCGR1, 26); + + clk[IMX5_CLK_CSI0_MCLK1_SEL] = imx_clk_mux("csi0_mclk1_sel", MXC_CCM_CSCMR2, 22, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_CSI0_MCLK1_PRED] = imx_clk_divider("csi0_mclk1_pred", "csi0_mclk1_sel", MXC_CCM_CSCDR4, 6, 3); + clk[IMX5_CLK_CSI0_MCLK1_PODF] = imx_clk_divider("csi0_mclk1_podf", "csi0_mclk1_pred", MXC_CCM_CSCDR4, 0, 6); + clk[IMX5_CLK_CSI0_MCLK1_GATE] = imx_clk_gate2("csi0_mclk1_serial_gate", "csi0_mclk1_podf", MXC_CCM_CCGR6, 4); + + clk[IMX5_CLK_IEEE1588_SEL] = imx_clk_mux("ieee1588_sel", MXC_CCM_CSCMR2, 14, 2, + ieee1588_sels, ARRAY_SIZE(ieee1588_sels)); + clk[IMX5_CLK_IEEE1588_PRED] = imx_clk_divider("ieee1588_pred", "ieee1588_sel", MXC_CCM_CSCDR2, 6, 3); + clk[IMX5_CLK_IEEE1588_PODF] = imx_clk_divider("ieee1588_podf", "ieee1588_pred", MXC_CCM_CSCDR2, 0, 6); + clk[IMX5_CLK_IEEE1588_GATE] = imx_clk_gate2("ieee1588_serial_gate", "ieee1588_podf", MXC_CCM_CCGR7, 6); + clk[IMX5_CLK_CKO1_SEL] = imx_clk_mux("cko1_sel", MXC_CCM_CCOSR, 0, 4, mx53_cko1_sel, ARRAY_SIZE(mx53_cko1_sel)); clk[IMX5_CLK_CKO1_PODF] = imx_clk_divider("cko1_podf", "cko1_sel", MXC_CCM_CCOSR, 4, 3); diff --git a/include/dt-bindings/clock/imx5-clock.h b/include/dt-bindings/clock/imx5-clock.h index f4b7478..d382fc7 100644 --- a/include/dt-bindings/clock/imx5-clock.h +++ b/include/dt-bindings/clock/imx5-clock.h @@ -201,6 +201,19 @@ #define IMX5_CLK_STEP_SEL 189 #define IMX5_CLK_CPU_PODF_SEL 190 #define IMX5_CLK_ARM 191 -#define IMX5_CLK_END 192 +#define IMX5_CLK_FIRI_PRED 192 +#define IMX5_CLK_FIRI_SEL 193 +#define IMX5_CLK_FIRI_PODF 194 +#define IMX5_CLK_FIRI_SERIAL_GATE 195 +#define IMX5_CLK_FIRI_IPG_GATE 196 +#define IMX5_CLK_CSI0_MCLK1_PRED 197 +#define IMX5_CLK_CSI0_MCLK1_SEL 198 +#define IMX5_CLK_CSI0_MCLK1_PODF 199 +#define IMX5_CLK_CSI0_MCLK1_GATE 200 +#define IMX5_CLK_IEEE1588_PRED 201 +#define IMX5_CLK_IEEE1588_SEL 202 +#define IMX5_CLK_IEEE1588_PODF 203 +#define IMX5_CLK_IEEE1588_GATE 204 +#define IMX5_CLK_END 205 #endif /* __DT_BINDINGS_CLOCK_IMX5_H */ -- 2.1.4 ^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-15 10:13 ` Fabien Lahoudere 0 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-15 10:13 UTC (permalink / raw) To: linux-arm-kernel From: Kalle Kankare <kalle.kankare@vincit.fi> Add clocks configuration for CSI, FIRI and IEEE1588. Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> --- drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- 2 files changed, 34 insertions(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c index 29d4c44..1e3c9ea 100644 --- a/drivers/clk/imx/clk-imx51-imx53.c +++ b/drivers/clk/imx/clk-imx51-imx53.c @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; static const char *step_sels[] = { "lp_apm", }; static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; static struct clk *clk[IMX5_CLK_END]; static struct clk_onecell_data clk_data; @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) clk[IMX5_CLK_I2C3_GATE] = imx_clk_gate2("i2c3_gate", "per_root", MXC_CCM_CCGR1, 22); clk[IMX5_CLK_SATA_GATE] = imx_clk_gate2("sata_gate", "ipg", MXC_CCM_CCGR4, 2); + clk[IMX5_CLK_FIRI_SEL] = imx_clk_mux("firi_sel", MXC_CCM_CSCMR2, 12, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_FIRI_PRED] = imx_clk_divider("firi_pred", "firi_sel", MXC_CCM_CSCDR3, 6, 3); + clk[IMX5_CLK_FIRI_PODF] = imx_clk_divider("firi_podf", "firi_pred", MXC_CCM_CSCDR3, 0, 6); + clk[IMX5_CLK_FIRI_SERIAL_GATE] = imx_clk_gate2("firi_serial_gate", "firi_podf", MXC_CCM_CCGR1, 28); + clk[IMX5_CLK_FIRI_IPG_GATE] = imx_clk_gate2("firi_ipg_gate", "ipg", MXC_CCM_CCGR1, 26); + + clk[IMX5_CLK_CSI0_MCLK1_SEL] = imx_clk_mux("csi0_mclk1_sel", MXC_CCM_CSCMR2, 22, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_CSI0_MCLK1_PRED] = imx_clk_divider("csi0_mclk1_pred", "csi0_mclk1_sel", MXC_CCM_CSCDR4, 6, 3); + clk[IMX5_CLK_CSI0_MCLK1_PODF] = imx_clk_divider("csi0_mclk1_podf", "csi0_mclk1_pred", MXC_CCM_CSCDR4, 0, 6); + clk[IMX5_CLK_CSI0_MCLK1_GATE] = imx_clk_gate2("csi0_mclk1_serial_gate", "csi0_mclk1_podf", MXC_CCM_CCGR6, 4); + + clk[IMX5_CLK_IEEE1588_SEL] = imx_clk_mux("ieee1588_sel", MXC_CCM_CSCMR2, 14, 2, + ieee1588_sels, ARRAY_SIZE(ieee1588_sels)); + clk[IMX5_CLK_IEEE1588_PRED] = imx_clk_divider("ieee1588_pred", "ieee1588_sel", MXC_CCM_CSCDR2, 6, 3); + clk[IMX5_CLK_IEEE1588_PODF] = imx_clk_divider("ieee1588_podf", "ieee1588_pred", MXC_CCM_CSCDR2, 0, 6); + clk[IMX5_CLK_IEEE1588_GATE] = imx_clk_gate2("ieee1588_serial_gate", "ieee1588_podf", MXC_CCM_CCGR7, 6); + clk[IMX5_CLK_CKO1_SEL] = imx_clk_mux("cko1_sel", MXC_CCM_CCOSR, 0, 4, mx53_cko1_sel, ARRAY_SIZE(mx53_cko1_sel)); clk[IMX5_CLK_CKO1_PODF] = imx_clk_divider("cko1_podf", "cko1_sel", MXC_CCM_CCOSR, 4, 3); diff --git a/include/dt-bindings/clock/imx5-clock.h b/include/dt-bindings/clock/imx5-clock.h index f4b7478..d382fc7 100644 --- a/include/dt-bindings/clock/imx5-clock.h +++ b/include/dt-bindings/clock/imx5-clock.h @@ -201,6 +201,19 @@ #define IMX5_CLK_STEP_SEL 189 #define IMX5_CLK_CPU_PODF_SEL 190 #define IMX5_CLK_ARM 191 -#define IMX5_CLK_END 192 +#define IMX5_CLK_FIRI_PRED 192 +#define IMX5_CLK_FIRI_SEL 193 +#define IMX5_CLK_FIRI_PODF 194 +#define IMX5_CLK_FIRI_SERIAL_GATE 195 +#define IMX5_CLK_FIRI_IPG_GATE 196 +#define IMX5_CLK_CSI0_MCLK1_PRED 197 +#define IMX5_CLK_CSI0_MCLK1_SEL 198 +#define IMX5_CLK_CSI0_MCLK1_PODF 199 +#define IMX5_CLK_CSI0_MCLK1_GATE 200 +#define IMX5_CLK_IEEE1588_PRED 201 +#define IMX5_CLK_IEEE1588_SEL 202 +#define IMX5_CLK_IEEE1588_PODF 203 +#define IMX5_CLK_IEEE1588_GATE 204 +#define IMX5_CLK_END 205 #endif /* __DT_BINDINGS_CLOCK_IMX5_H */ -- 2.1.4 ^ permalink raw reply related [flat|nested] 24+ messages in thread
* Re: [PATCH 1/1] ARM: imx5: Add clocks configuration 2016-09-15 10:13 ` Fabien Lahoudere (?) (?) @ 2016-09-15 17:42 ` Alexander Shiyan -1 siblings, 0 replies; 24+ messages in thread From: Alexander Shiyan @ 2016-09-15 17:42 UTC (permalink / raw) To: Fabien Lahoudere Cc: Mark Rutland, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, Kalle Kankare, Michael Turquette, Stephen Boyd, open list, Rob Herring, Sascha Hauer, Fabio Estevam, Shawn Guo, open list:COMMON CLK FRAMEWORK, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE PtCn0LXRgtCy0LXRgNCzLCAxNSDRgdC10L3RgtGP0LHRgNGPIDIwMTYsIDEzOjEzICswMzowMCDQ vtGCIEZhYmllbiBMYWhvdWRlcmUgPGZhYmllbi5sYWhvdWRlcmVAY29sbGFib3JhLmNvLnVrPjoK Pgo+RnJvbTogS2FsbGUgS2Fua2FyZSA8IGthbGxlLmthbmthcmVAdmluY2l0LmZpID4KPgo+QWRk IGNsb2NrcyBjb25maWd1cmF0aW9uIGZvciBDU0ksIEZJUkkgYW5kIElFRUUxNTg4Lgo+Cj5TaWdu ZWQtb2ZmLWJ5OiBGYWJpZW4gTGFob3VkZXJlIDwgZmFiaWVuLmxhaG91ZGVyZUBjb2xsYWJvcmEu Y28udWsgPgo+LS0tCj7CoGRyaXZlcnMvY2xrL2lteC9jbGstaW14NTEtaW14NTMuYyAgICAgIHwg MjAgKysrKysrKysrKysrKysrKysrKysKPsKgaW5jbHVkZS9kdC1iaW5kaW5ncy9jbG9jay9pbXg1 LWNsb2NrLmggfCAxNSArKysrKysrKysrKysrKy0KPsKgMiBmaWxlcyBjaGFuZ2VkLCAzNCBpbnNl cnRpb25zKCspLCAxIGRlbGV0aW9uKC0pCj4KPmRpZmYgLS1naXQgYS9kcml2ZXJzL2Nsay9pbXgv Y2xrLWlteDUxLWlteDUzLmMgYi9kcml2ZXJzL2Nsay9pbXgvY2xrLWlteDUxLWlteDUzLmMKPmlu ZGV4IDI5ZDRjNDQuLjFlM2M5ZWEgMTAwNjQ0Cj4tLS0gYS9kcml2ZXJzL2Nsay9pbXgvY2xrLWlt eDUxLWlteDUzLmMKPisrKyBiL2RyaXZlcnMvY2xrL2lteC9jbGstaW14NTEtaW14NTMuYwo+QEAg LTEyNiw2ICsxMjYsNyBAQCBzdGF0aWMgY29uc3QgY2hhciAqc3BkaWYwX2NvbV9zZWxbXSA9IHsg InNwZGlmMF9wb2RmIiwgInNzaTFfcm9vdF9nYXRlIiwgfTsKPsKgc3RhdGljIGNvbnN0IGNoYXIg Km14NTFfc3BkaWYxX2NvbV9zZWxbXSA9IHsgInNwZGlmMV9wb2RmIiwgInNzaTJfcm9vdF9nYXRl IiwgfTsKPsKgc3RhdGljIGNvbnN0IGNoYXIgKnN0ZXBfc2Vsc1tdID0geyAibHBfYXBtIiwgfTsK PsKgc3RhdGljIGNvbnN0IGNoYXIgKmNwdV9wb2RmX3NlbHNbXSA9IHsgInBsbDFfc3ciLCAic3Rl cF9zZWwiIH07Cj4rc3RhdGljIGNvbnN0IGNoYXIgKmllZWUxNTg4X3NlbHNbXSA9IHsgInBsbDNf c3ciLCAicGxsNF9zdyIsICJkdW1teSIgLyogdXNicGh5Ml9jbGsgKi8sICJkdW1teSIgLyogZmVj X3BoeV9jbGsgKi8gfTsKPsKgCj7CoHN0YXRpYyBzdHJ1Y3QgY2xrICpjbGtbSU1YNV9DTEtfRU5E XTsKPsKgc3RhdGljIHN0cnVjdCBjbGtfb25lY2VsbF9kYXRhIGNsa19kYXRhOwo+QEAgLTU0Myw2 ICs1NDQsMjUgQEAgc3RhdGljIHZvaWQgX19pbml0IG14NTNfY2xvY2tzX2luaXQoc3RydWN0IGRl dmljZV9ub2RlICpucCkKLi4uCgoyIFNoYXduIEd1bzogU2luY2UgdGhlIGNoYW5nZSBhZmZlY3Rz IG9ubHkgb24gaS5NWDUzIGFyY2hpdGVjdHVyZSwKSSB3b3VsZCBhc2sgdG8gY2hhbmdlIHRoZSBz dWJqZWN0IHRvIGkuTVg1MyBpZiBpdCBwb3NzaWJsZS4KCi0tLQoK ^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-15 17:42 ` Alexander Shiyan 0 siblings, 0 replies; 24+ messages in thread From: Alexander Shiyan @ 2016-09-15 17:42 UTC (permalink / raw) To: Fabien Lahoudere Cc: Mark Rutland, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, Kalle Kankare, Michael Turquette, Stephen Boyd, open list, Rob Herring, Sascha Hauer, Fabio Estevam, Shawn Guo, open list:COMMON CLK FRAMEWORK, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE >Четверг, 15 сентября 2016, 13:13 +03:00 от Fabien Lahoudere <fabien.lahoudere@collabora.co.uk>: > >From: Kalle Kankare < kalle.kankare@vincit.fi > > >Add clocks configuration for CSI, FIRI and IEEE1588. > >Signed-off-by: Fabien Lahoudere < fabien.lahoudere@collabora.co.uk > >--- > drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ > include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- > 2 files changed, 34 insertions(+), 1 deletion(-) > >diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c >index 29d4c44..1e3c9ea 100644 >--- a/drivers/clk/imx/clk-imx51-imx53.c >+++ b/drivers/clk/imx/clk-imx51-imx53.c >@@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; > static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; > static const char *step_sels[] = { "lp_apm", }; > static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; >+static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; > > static struct clk *clk[IMX5_CLK_END]; > static struct clk_onecell_data clk_data; >@@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) ... 2 Shawn Guo: Since the change affects only on i.MX53 architecture, I would ask to change the subject to i.MX53 if it possible. --- ^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-15 17:42 ` Alexander Shiyan 0 siblings, 0 replies; 24+ messages in thread From: Alexander Shiyan @ 2016-09-15 17:42 UTC (permalink / raw) To: Fabien Lahoudere Cc: Mark Rutland, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, Kalle Kankare, Michael Turquette, Stephen Boyd, open list, Rob Herring, Sascha Hauer, Fabio Estevam, Shawn Guo, open list:COMMON CLK FRAMEWORK, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE >Четверг, 15 сентября 2016, 13:13 +03:00 от Fabien Lahoudere <fabien.lahoudere@collabora.co.uk>: > >From: Kalle Kankare < kalle.kankare@vincit.fi > > >Add clocks configuration for CSI, FIRI and IEEE1588. > >Signed-off-by: Fabien Lahoudere < fabien.lahoudere@collabora.co.uk > >--- > drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ > include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- > 2 files changed, 34 insertions(+), 1 deletion(-) > >diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c >index 29d4c44..1e3c9ea 100644 >--- a/drivers/clk/imx/clk-imx51-imx53.c >+++ b/drivers/clk/imx/clk-imx51-imx53.c >@@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; > static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; > static const char *step_sels[] = { "lp_apm", }; > static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; >+static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; > > static struct clk *clk[IMX5_CLK_END]; > static struct clk_onecell_data clk_data; >@@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) ... 2 Shawn Guo: Since the change affects only on i.MX53 architecture, I would ask to change the subject to i.MX53 if it possible. --- _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel ^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-15 17:42 ` Alexander Shiyan 0 siblings, 0 replies; 24+ messages in thread From: Alexander Shiyan @ 2016-09-15 17:42 UTC (permalink / raw) To: linux-arm-kernel >???????, 15 ???????? 2016, 13:13 +03:00 ?? Fabien Lahoudere <fabien.lahoudere@collabora.co.uk>: > >From: Kalle Kankare < kalle.kankare@vincit.fi > > >Add clocks configuration for CSI, FIRI and IEEE1588. > >Signed-off-by: Fabien Lahoudere < fabien.lahoudere@collabora.co.uk > >--- >?drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ >?include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- >?2 files changed, 34 insertions(+), 1 deletion(-) > >diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c >index 29d4c44..1e3c9ea 100644 >--- a/drivers/clk/imx/clk-imx51-imx53.c >+++ b/drivers/clk/imx/clk-imx51-imx53.c >@@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; >?static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; >?static const char *step_sels[] = { "lp_apm", }; >?static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; >+static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; >? >?static struct clk *clk[IMX5_CLK_END]; >?static struct clk_onecell_data clk_data; >@@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) ... 2 Shawn Guo: Since the change affects only on i.MX53 architecture, I would ask to change the subject to i.MX53 if it possible. --- ^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH 1/1] ARM: imx5: Add clocks configuration 2016-09-15 17:42 ` Alexander Shiyan @ 2016-09-18 0:21 ` Shawn Guo -1 siblings, 0 replies; 24+ messages in thread From: Shawn Guo @ 2016-09-18 0:21 UTC (permalink / raw) To: Alexander Shiyan Cc: Fabien Lahoudere, Mark Rutland, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, Kalle Kankare, Michael Turquette, Stephen Boyd, open list, Rob Herring, Sascha Hauer, Fabio Estevam, open list:COMMON CLK FRAMEWORK, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE On Thu, Sep 15, 2016 at 08:42:33PM +0300, Alexander Shiyan wrote: > >Четверг, 15 сентября 2016, 13:13 +03:00 от Fabien Lahoudere <fabien.lahoudere@collabora.co.uk>: > > > >From: Kalle Kankare < kalle.kankare@vincit.fi > > > > >Add clocks configuration for CSI, FIRI and IEEE1588. > > > >Signed-off-by: Fabien Lahoudere < fabien.lahoudere@collabora.co.uk > > >--- > > drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ > > include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- > > 2 files changed, 34 insertions(+), 1 deletion(-) > > > >diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c > >index 29d4c44..1e3c9ea 100644 > >--- a/drivers/clk/imx/clk-imx51-imx53.c > >+++ b/drivers/clk/imx/clk-imx51-imx53.c > >@@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; > > static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; > > static const char *step_sels[] = { "lp_apm", }; > > static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; > >+static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; > > > > static struct clk *clk[IMX5_CLK_END]; > > static struct clk_onecell_data clk_data; > >@@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) > ... > > 2 Shawn Guo: Since the change affects only on i.MX53 architecture, > I would ask to change the subject to i.MX53 if it possible. Yes. Actually, since clock driver is not moved to drivers/clk, we shouldn't prefix it with "ARM: " any longer. Shawn ^ permalink raw reply [flat|nested] 24+ messages in thread
* [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-18 0:21 ` Shawn Guo 0 siblings, 0 replies; 24+ messages in thread From: Shawn Guo @ 2016-09-18 0:21 UTC (permalink / raw) To: linux-arm-kernel On Thu, Sep 15, 2016 at 08:42:33PM +0300, Alexander Shiyan wrote: > >???????, 15 ???????? 2016, 13:13 +03:00 ?? Fabien Lahoudere <fabien.lahoudere@collabora.co.uk>: > > > >From: Kalle Kankare < kalle.kankare@vincit.fi > > > > >Add clocks configuration for CSI, FIRI and IEEE1588. > > > >Signed-off-by: Fabien Lahoudere < fabien.lahoudere@collabora.co.uk > > >--- > >?drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ > >?include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- > >?2 files changed, 34 insertions(+), 1 deletion(-) > > > >diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c > >index 29d4c44..1e3c9ea 100644 > >--- a/drivers/clk/imx/clk-imx51-imx53.c > >+++ b/drivers/clk/imx/clk-imx51-imx53.c > >@@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; > >?static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; > >?static const char *step_sels[] = { "lp_apm", }; > >?static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; > >+static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; > >? > >?static struct clk *clk[IMX5_CLK_END]; > >?static struct clk_onecell_data clk_data; > >@@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) > ... > > 2 Shawn Guo: Since the change affects only on i.MX53 architecture, > I would ask to change the subject to i.MX53 if it possible. Yes. Actually, since clock driver is not moved to drivers/clk, we shouldn't prefix it with "ARM: " any longer. Shawn ^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH 1/1] ARM: imx5: Add clocks configuration 2016-09-18 0:21 ` Shawn Guo (?) @ 2016-09-18 0:24 ` Shawn Guo -1 siblings, 0 replies; 24+ messages in thread From: Shawn Guo @ 2016-09-18 0:24 UTC (permalink / raw) To: Alexander Shiyan Cc: Fabien Lahoudere, Mark Rutland, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, Kalle Kankare, Michael Turquette, Stephen Boyd, open list, Rob Herring, Sascha Hauer, Fabio Estevam, open list:COMMON CLK FRAMEWORK, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE On Sun, Sep 18, 2016 at 08:21:59AM +0800, Shawn Guo wrote: > On Thu, Sep 15, 2016 at 08:42:33PM +0300, Alexander Shiyan wrote: > > >Четверг, 15 сентября 2016, 13:13 +03:00 от Fabien Lahoudere <fabien.lahoudere@collabora.co.uk>: > > > > > >From: Kalle Kankare < kalle.kankare@vincit.fi > > > > > > >Add clocks configuration for CSI, FIRI and IEEE1588. > > > > > >Signed-off-by: Fabien Lahoudere < fabien.lahoudere@collabora.co.uk > > > >--- > > > drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ > > > include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- > > > 2 files changed, 34 insertions(+), 1 deletion(-) > > > > > >diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c > > >index 29d4c44..1e3c9ea 100644 > > >--- a/drivers/clk/imx/clk-imx51-imx53.c > > >+++ b/drivers/clk/imx/clk-imx51-imx53.c > > >@@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; > > > static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; > > > static const char *step_sels[] = { "lp_apm", }; > > > static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; > > >+static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; > > > > > > static struct clk *clk[IMX5_CLK_END]; > > > static struct clk_onecell_data clk_data; > > >@@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) > > ... > > > > 2 Shawn Guo: Since the change affects only on i.MX53 architecture, > > I would ask to change the subject to i.MX53 if it possible. > > Yes. Actually, since clock driver is not moved to drivers/clk, we s/not/now > shouldn't prefix it with "ARM: " any longer. Shawn ^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-18 0:24 ` Shawn Guo 0 siblings, 0 replies; 24+ messages in thread From: Shawn Guo @ 2016-09-18 0:24 UTC (permalink / raw) To: Alexander Shiyan Cc: Fabien Lahoudere, Mark Rutland, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, Kalle Kankare, Michael Turquette, Stephen Boyd, open list, Rob Herring, Sascha Hauer, Fabio Estevam, open list:COMMON CLK FRAMEWORK, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE On Sun, Sep 18, 2016 at 08:21:59AM +0800, Shawn Guo wrote: > On Thu, Sep 15, 2016 at 08:42:33PM +0300, Alexander Shiyan wrote: > > >Четверг, 15 сентября 2016, 13:13 +03:00 от Fabien Lahoudere <fabien.lahoudere-ZGY8ohtN/8pPYcu2f3hruQ@public.gmane.org>: > > > > > >From: Kalle Kankare < kalle.kankare-qk6XLmcB7GT1KXRcyAk9cg@public.gmane.org > > > > > > >Add clocks configuration for CSI, FIRI and IEEE1588. > > > > > >Signed-off-by: Fabien Lahoudere < fabien.lahoudere-ZGY8ohtN/8pPYcu2f3hruQ@public.gmane.org > > > >--- > > > drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ > > > include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- > > > 2 files changed, 34 insertions(+), 1 deletion(-) > > > > > >diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c > > >index 29d4c44..1e3c9ea 100644 > > >--- a/drivers/clk/imx/clk-imx51-imx53.c > > >+++ b/drivers/clk/imx/clk-imx51-imx53.c > > >@@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; > > > static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; > > > static const char *step_sels[] = { "lp_apm", }; > > > static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; > > >+static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; > > > > > > static struct clk *clk[IMX5_CLK_END]; > > > static struct clk_onecell_data clk_data; > > >@@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) > > ... > > > > 2 Shawn Guo: Since the change affects only on i.MX53 architecture, > > I would ask to change the subject to i.MX53 if it possible. > > Yes. Actually, since clock driver is not moved to drivers/clk, we s/not/now > shouldn't prefix it with "ARM: " any longer. Shawn -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 24+ messages in thread
* [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-18 0:24 ` Shawn Guo 0 siblings, 0 replies; 24+ messages in thread From: Shawn Guo @ 2016-09-18 0:24 UTC (permalink / raw) To: linux-arm-kernel On Sun, Sep 18, 2016 at 08:21:59AM +0800, Shawn Guo wrote: > On Thu, Sep 15, 2016 at 08:42:33PM +0300, Alexander Shiyan wrote: > > >???????, 15 ???????? 2016, 13:13 +03:00 ?? Fabien Lahoudere <fabien.lahoudere@collabora.co.uk>: > > > > > >From: Kalle Kankare < kalle.kankare@vincit.fi > > > > > > >Add clocks configuration for CSI, FIRI and IEEE1588. > > > > > >Signed-off-by: Fabien Lahoudere < fabien.lahoudere@collabora.co.uk > > > >--- > > >?drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ > > >?include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- > > >?2 files changed, 34 insertions(+), 1 deletion(-) > > > > > >diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c > > >index 29d4c44..1e3c9ea 100644 > > >--- a/drivers/clk/imx/clk-imx51-imx53.c > > >+++ b/drivers/clk/imx/clk-imx51-imx53.c > > >@@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; > > >?static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; > > >?static const char *step_sels[] = { "lp_apm", }; > > >?static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; > > >+static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; > > >? > > >?static struct clk *clk[IMX5_CLK_END]; > > >?static struct clk_onecell_data clk_data; > > >@@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) > > ... > > > > 2 Shawn Guo: Since the change affects only on i.MX53 architecture, > > I would ask to change the subject to i.MX53 if it possible. > > Yes. Actually, since clock driver is not moved to drivers/clk, we s/not/now > shouldn't prefix it with "ARM: " any longer. Shawn ^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH 1/1] ARM: imx5: Add clocks configuration 2016-09-18 0:24 ` Shawn Guo (?) @ 2016-09-19 7:33 ` Fabien Lahoudere -1 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-19 7:33 UTC (permalink / raw) To: Shawn Guo, Alexander Shiyan Cc: Mark Rutland, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, Kalle Kankare, Michael Turquette, Stephen Boyd, open list, Rob Herring, Sascha Hauer, Fabio Estevam, open list:COMMON CLK FRAMEWORK, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE Hi, On 18/09/16 02:24, Shawn Guo wrote: > On Sun, Sep 18, 2016 at 08:21:59AM +0800, Shawn Guo wrote: >> On Thu, Sep 15, 2016 at 08:42:33PM +0300, Alexander Shiyan wrote: >>>> Четверг, 15 сентября 2016, 13:13 +03:00 от Fabien Lahoudere <fabien.lahoudere@collabora.co.uk>: >>>> >>>> From: Kalle Kankare < kalle.kankare@vincit.fi > >>>> >>>> Add clocks configuration for CSI, FIRI and IEEE1588. >>>> >>>> Signed-off-by: Fabien Lahoudere < fabien.lahoudere@collabora.co.uk > >>>> --- >>>> drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ >>>> include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- >>>> 2 files changed, 34 insertions(+), 1 deletion(-) >>>> >>>> diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c >>>> index 29d4c44..1e3c9ea 100644 >>>> --- a/drivers/clk/imx/clk-imx51-imx53.c >>>> +++ b/drivers/clk/imx/clk-imx51-imx53.c >>>> @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; >>>> static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; >>>> static const char *step_sels[] = { "lp_apm", }; >>>> static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; >>>> +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; >>>> >>>> static struct clk *clk[IMX5_CLK_END]; >>>> static struct clk_onecell_data clk_data; >>>> @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) >>> ... >>> >>> 2 Shawn Guo: Since the change affects only on i.MX53 architecture, >>> I would ask to change the subject to i.MX53 if it possible. >> >> Yes. Actually, since clock driver is not moved to drivers/clk, we > > s/not/now > >> shouldn't prefix it with "ARM: " any longer. Ok is "clk: imx53: Add clocks configuration" ok? > > Shawn > Thanks Fabien ^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-19 7:33 ` Fabien Lahoudere 0 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-19 7:33 UTC (permalink / raw) To: Shawn Guo, Alexander Shiyan Cc: Mark Rutland, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS, Kalle Kankare, Michael Turquette, Stephen Boyd, open list, Rob Herring, Sascha Hauer, Fabio Estevam, open list:COMMON CLK FRAMEWORK, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE Hi, On 18/09/16 02:24, Shawn Guo wrote: > On Sun, Sep 18, 2016 at 08:21:59AM +0800, Shawn Guo wrote: >> On Thu, Sep 15, 2016 at 08:42:33PM +0300, Alexander Shiyan wrote: >>>> Четверг, 15 сентября 2016, 13:13 +03:00 от Fabien Lahoudere <fabien.lahoudere-ZGY8ohtN/8pPYcu2f3hruQ@public.gmane.org>: >>>> >>>> From: Kalle Kankare < kalle.kankare-qk6XLmcB7GT1KXRcyAk9cg@public.gmane.org > >>>> >>>> Add clocks configuration for CSI, FIRI and IEEE1588. >>>> >>>> Signed-off-by: Fabien Lahoudere < fabien.lahoudere-ZGY8ohtN/8pPYcu2f3hruQ@public.gmane.org > >>>> --- >>>> drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ >>>> include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- >>>> 2 files changed, 34 insertions(+), 1 deletion(-) >>>> >>>> diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c >>>> index 29d4c44..1e3c9ea 100644 >>>> --- a/drivers/clk/imx/clk-imx51-imx53.c >>>> +++ b/drivers/clk/imx/clk-imx51-imx53.c >>>> @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; >>>> static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; >>>> static const char *step_sels[] = { "lp_apm", }; >>>> static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; >>>> +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; >>>> >>>> static struct clk *clk[IMX5_CLK_END]; >>>> static struct clk_onecell_data clk_data; >>>> @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) >>> ... >>> >>> 2 Shawn Guo: Since the change affects only on i.MX53 architecture, >>> I would ask to change the subject to i.MX53 if it possible. >> >> Yes. Actually, since clock driver is not moved to drivers/clk, we > > s/not/now > >> shouldn't prefix it with "ARM: " any longer. Ok is "clk: imx53: Add clocks configuration" ok? > > Shawn > Thanks Fabien -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 24+ messages in thread
* [PATCH 1/1] ARM: imx5: Add clocks configuration @ 2016-09-19 7:33 ` Fabien Lahoudere 0 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-19 7:33 UTC (permalink / raw) To: linux-arm-kernel Hi, On 18/09/16 02:24, Shawn Guo wrote: > On Sun, Sep 18, 2016 at 08:21:59AM +0800, Shawn Guo wrote: >> On Thu, Sep 15, 2016 at 08:42:33PM +0300, Alexander Shiyan wrote: >>>> ???????, 15 ???????? 2016, 13:13 +03:00 ?? Fabien Lahoudere <fabien.lahoudere@collabora.co.uk>: >>>> >>>> From: Kalle Kankare < kalle.kankare@vincit.fi > >>>> >>>> Add clocks configuration for CSI, FIRI and IEEE1588. >>>> >>>> Signed-off-by: Fabien Lahoudere < fabien.lahoudere@collabora.co.uk > >>>> --- >>>> drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ >>>> include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- >>>> 2 files changed, 34 insertions(+), 1 deletion(-) >>>> >>>> diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c >>>> index 29d4c44..1e3c9ea 100644 >>>> --- a/drivers/clk/imx/clk-imx51-imx53.c >>>> +++ b/drivers/clk/imx/clk-imx51-imx53.c >>>> @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; >>>> static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; >>>> static const char *step_sels[] = { "lp_apm", }; >>>> static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; >>>> +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; >>>> >>>> static struct clk *clk[IMX5_CLK_END]; >>>> static struct clk_onecell_data clk_data; >>>> @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) >>> ... >>> >>> 2 Shawn Guo: Since the change affects only on i.MX53 architecture, >>> I would ask to change the subject to i.MX53 if it possible. >> >> Yes. Actually, since clock driver is not moved to drivers/clk, we > > s/not/now > >> shouldn't prefix it with "ARM: " any longer. Ok is "clk: imx53: Add clocks configuration" ok? > > Shawn > Thanks Fabien ^ permalink raw reply [flat|nested] 24+ messages in thread
* [PATCH v2 1/1] clk: imx53: Add clocks configuration 2016-09-18 0:24 ` Shawn Guo (?) (?) @ 2016-09-19 10:30 ` Fabien Lahoudere -1 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-19 10:30 UTC (permalink / raw) Cc: Kalle Kankare, Fabien Lahoudere, Shawn Guo, Sascha Hauer, Fabio Estevam, Michael Turquette, Stephen Boyd, Rob Herring, Mark Rutland, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE, open list:COMMON CLK FRAMEWORK, open list, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS From: Kalle Kankare <kalle.kankare@vincit.fi> Add clocks configuration for CSI, FIRI and IEEE1588. Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> --- drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- 2 files changed, 34 insertions(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c index 29d4c44..1e3c9ea 100644 --- a/drivers/clk/imx/clk-imx51-imx53.c +++ b/drivers/clk/imx/clk-imx51-imx53.c @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; static const char *step_sels[] = { "lp_apm", }; static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; static struct clk *clk[IMX5_CLK_END]; static struct clk_onecell_data clk_data; @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) clk[IMX5_CLK_I2C3_GATE] = imx_clk_gate2("i2c3_gate", "per_root", MXC_CCM_CCGR1, 22); clk[IMX5_CLK_SATA_GATE] = imx_clk_gate2("sata_gate", "ipg", MXC_CCM_CCGR4, 2); + clk[IMX5_CLK_FIRI_SEL] = imx_clk_mux("firi_sel", MXC_CCM_CSCMR2, 12, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_FIRI_PRED] = imx_clk_divider("firi_pred", "firi_sel", MXC_CCM_CSCDR3, 6, 3); + clk[IMX5_CLK_FIRI_PODF] = imx_clk_divider("firi_podf", "firi_pred", MXC_CCM_CSCDR3, 0, 6); + clk[IMX5_CLK_FIRI_SERIAL_GATE] = imx_clk_gate2("firi_serial_gate", "firi_podf", MXC_CCM_CCGR1, 28); + clk[IMX5_CLK_FIRI_IPG_GATE] = imx_clk_gate2("firi_ipg_gate", "ipg", MXC_CCM_CCGR1, 26); + + clk[IMX5_CLK_CSI0_MCLK1_SEL] = imx_clk_mux("csi0_mclk1_sel", MXC_CCM_CSCMR2, 22, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_CSI0_MCLK1_PRED] = imx_clk_divider("csi0_mclk1_pred", "csi0_mclk1_sel", MXC_CCM_CSCDR4, 6, 3); + clk[IMX5_CLK_CSI0_MCLK1_PODF] = imx_clk_divider("csi0_mclk1_podf", "csi0_mclk1_pred", MXC_CCM_CSCDR4, 0, 6); + clk[IMX5_CLK_CSI0_MCLK1_GATE] = imx_clk_gate2("csi0_mclk1_serial_gate", "csi0_mclk1_podf", MXC_CCM_CCGR6, 4); + + clk[IMX5_CLK_IEEE1588_SEL] = imx_clk_mux("ieee1588_sel", MXC_CCM_CSCMR2, 14, 2, + ieee1588_sels, ARRAY_SIZE(ieee1588_sels)); + clk[IMX5_CLK_IEEE1588_PRED] = imx_clk_divider("ieee1588_pred", "ieee1588_sel", MXC_CCM_CSCDR2, 6, 3); + clk[IMX5_CLK_IEEE1588_PODF] = imx_clk_divider("ieee1588_podf", "ieee1588_pred", MXC_CCM_CSCDR2, 0, 6); + clk[IMX5_CLK_IEEE1588_GATE] = imx_clk_gate2("ieee1588_serial_gate", "ieee1588_podf", MXC_CCM_CCGR7, 6); + clk[IMX5_CLK_CKO1_SEL] = imx_clk_mux("cko1_sel", MXC_CCM_CCOSR, 0, 4, mx53_cko1_sel, ARRAY_SIZE(mx53_cko1_sel)); clk[IMX5_CLK_CKO1_PODF] = imx_clk_divider("cko1_podf", "cko1_sel", MXC_CCM_CCOSR, 4, 3); diff --git a/include/dt-bindings/clock/imx5-clock.h b/include/dt-bindings/clock/imx5-clock.h index f4b7478..d382fc7 100644 --- a/include/dt-bindings/clock/imx5-clock.h +++ b/include/dt-bindings/clock/imx5-clock.h @@ -201,6 +201,19 @@ #define IMX5_CLK_STEP_SEL 189 #define IMX5_CLK_CPU_PODF_SEL 190 #define IMX5_CLK_ARM 191 -#define IMX5_CLK_END 192 +#define IMX5_CLK_FIRI_PRED 192 +#define IMX5_CLK_FIRI_SEL 193 +#define IMX5_CLK_FIRI_PODF 194 +#define IMX5_CLK_FIRI_SERIAL_GATE 195 +#define IMX5_CLK_FIRI_IPG_GATE 196 +#define IMX5_CLK_CSI0_MCLK1_PRED 197 +#define IMX5_CLK_CSI0_MCLK1_SEL 198 +#define IMX5_CLK_CSI0_MCLK1_PODF 199 +#define IMX5_CLK_CSI0_MCLK1_GATE 200 +#define IMX5_CLK_IEEE1588_PRED 201 +#define IMX5_CLK_IEEE1588_SEL 202 +#define IMX5_CLK_IEEE1588_PODF 203 +#define IMX5_CLK_IEEE1588_GATE 204 +#define IMX5_CLK_END 205 #endif /* __DT_BINDINGS_CLOCK_IMX5_H */ -- 2.1.4 ^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH v2 1/1] clk: imx53: Add clocks configuration @ 2016-09-19 10:30 ` Fabien Lahoudere 0 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-19 10:30 UTC (permalink / raw) Cc: Kalle Kankare, Fabien Lahoudere, Shawn Guo, Sascha Hauer, Fabio Estevam, Michael Turquette, Stephen Boyd, Rob Herring, Mark Rutland, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE, open list:COMMON CLK FRAMEWORK, open list, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS From: Kalle Kankare <kalle.kankare@vincit.fi> Add clocks configuration for CSI, FIRI and IEEE1588. Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> --- drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- 2 files changed, 34 insertions(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c index 29d4c44..1e3c9ea 100644 --- a/drivers/clk/imx/clk-imx51-imx53.c +++ b/drivers/clk/imx/clk-imx51-imx53.c @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; static const char *step_sels[] = { "lp_apm", }; static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; static struct clk *clk[IMX5_CLK_END]; static struct clk_onecell_data clk_data; @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) clk[IMX5_CLK_I2C3_GATE] = imx_clk_gate2("i2c3_gate", "per_root", MXC_CCM_CCGR1, 22); clk[IMX5_CLK_SATA_GATE] = imx_clk_gate2("sata_gate", "ipg", MXC_CCM_CCGR4, 2); + clk[IMX5_CLK_FIRI_SEL] = imx_clk_mux("firi_sel", MXC_CCM_CSCMR2, 12, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_FIRI_PRED] = imx_clk_divider("firi_pred", "firi_sel", MXC_CCM_CSCDR3, 6, 3); + clk[IMX5_CLK_FIRI_PODF] = imx_clk_divider("firi_podf", "firi_pred", MXC_CCM_CSCDR3, 0, 6); + clk[IMX5_CLK_FIRI_SERIAL_GATE] = imx_clk_gate2("firi_serial_gate", "firi_podf", MXC_CCM_CCGR1, 28); + clk[IMX5_CLK_FIRI_IPG_GATE] = imx_clk_gate2("firi_ipg_gate", "ipg", MXC_CCM_CCGR1, 26); + + clk[IMX5_CLK_CSI0_MCLK1_SEL] = imx_clk_mux("csi0_mclk1_sel", MXC_CCM_CSCMR2, 22, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_CSI0_MCLK1_PRED] = imx_clk_divider("csi0_mclk1_pred", "csi0_mclk1_sel", MXC_CCM_CSCDR4, 6, 3); + clk[IMX5_CLK_CSI0_MCLK1_PODF] = imx_clk_divider("csi0_mclk1_podf", "csi0_mclk1_pred", MXC_CCM_CSCDR4, 0, 6); + clk[IMX5_CLK_CSI0_MCLK1_GATE] = imx_clk_gate2("csi0_mclk1_serial_gate", "csi0_mclk1_podf", MXC_CCM_CCGR6, 4); + + clk[IMX5_CLK_IEEE1588_SEL] = imx_clk_mux("ieee1588_sel", MXC_CCM_CSCMR2, 14, 2, + ieee1588_sels, ARRAY_SIZE(ieee1588_sels)); + clk[IMX5_CLK_IEEE1588_PRED] = imx_clk_divider("ieee1588_pred", "ieee1588_sel", MXC_CCM_CSCDR2, 6, 3); + clk[IMX5_CLK_IEEE1588_PODF] = imx_clk_divider("ieee1588_podf", "ieee1588_pred", MXC_CCM_CSCDR2, 0, 6); + clk[IMX5_CLK_IEEE1588_GATE] = imx_clk_gate2("ieee1588_serial_gate", "ieee1588_podf", MXC_CCM_CCGR7, 6); + clk[IMX5_CLK_CKO1_SEL] = imx_clk_mux("cko1_sel", MXC_CCM_CCOSR, 0, 4, mx53_cko1_sel, ARRAY_SIZE(mx53_cko1_sel)); clk[IMX5_CLK_CKO1_PODF] = imx_clk_divider("cko1_podf", "cko1_sel", MXC_CCM_CCOSR, 4, 3); diff --git a/include/dt-bindings/clock/imx5-clock.h b/include/dt-bindings/clock/imx5-clock.h index f4b7478..d382fc7 100644 --- a/include/dt-bindings/clock/imx5-clock.h +++ b/include/dt-bindings/clock/imx5-clock.h @@ -201,6 +201,19 @@ #define IMX5_CLK_STEP_SEL 189 #define IMX5_CLK_CPU_PODF_SEL 190 #define IMX5_CLK_ARM 191 -#define IMX5_CLK_END 192 +#define IMX5_CLK_FIRI_PRED 192 +#define IMX5_CLK_FIRI_SEL 193 +#define IMX5_CLK_FIRI_PODF 194 +#define IMX5_CLK_FIRI_SERIAL_GATE 195 +#define IMX5_CLK_FIRI_IPG_GATE 196 +#define IMX5_CLK_CSI0_MCLK1_PRED 197 +#define IMX5_CLK_CSI0_MCLK1_SEL 198 +#define IMX5_CLK_CSI0_MCLK1_PODF 199 +#define IMX5_CLK_CSI0_MCLK1_GATE 200 +#define IMX5_CLK_IEEE1588_PRED 201 +#define IMX5_CLK_IEEE1588_SEL 202 +#define IMX5_CLK_IEEE1588_PODF 203 +#define IMX5_CLK_IEEE1588_GATE 204 +#define IMX5_CLK_END 205 #endif /* __DT_BINDINGS_CLOCK_IMX5_H */ -- 2.1.4 ^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH v2 1/1] clk: imx53: Add clocks configuration @ 2016-09-19 10:30 ` Fabien Lahoudere 0 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-19 10:30 UTC (permalink / raw) Cc: Kalle Kankare, Fabien Lahoudere, Shawn Guo, Sascha Hauer, Fabio Estevam, Michael Turquette, Stephen Boyd, Rob Herring, Mark Rutland, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE, open list:COMMON CLK FRAMEWORK, open list, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS From: Kalle Kankare <kalle.kankare-qk6XLmcB7GT1KXRcyAk9cg@public.gmane.org> Add clocks configuration for CSI, FIRI and IEEE1588. Signed-off-by: Fabien Lahoudere <fabien.lahoudere-ZGY8ohtN/8pPYcu2f3hruQ@public.gmane.org> --- drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- 2 files changed, 34 insertions(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c index 29d4c44..1e3c9ea 100644 --- a/drivers/clk/imx/clk-imx51-imx53.c +++ b/drivers/clk/imx/clk-imx51-imx53.c @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; static const char *step_sels[] = { "lp_apm", }; static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; static struct clk *clk[IMX5_CLK_END]; static struct clk_onecell_data clk_data; @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) clk[IMX5_CLK_I2C3_GATE] = imx_clk_gate2("i2c3_gate", "per_root", MXC_CCM_CCGR1, 22); clk[IMX5_CLK_SATA_GATE] = imx_clk_gate2("sata_gate", "ipg", MXC_CCM_CCGR4, 2); + clk[IMX5_CLK_FIRI_SEL] = imx_clk_mux("firi_sel", MXC_CCM_CSCMR2, 12, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_FIRI_PRED] = imx_clk_divider("firi_pred", "firi_sel", MXC_CCM_CSCDR3, 6, 3); + clk[IMX5_CLK_FIRI_PODF] = imx_clk_divider("firi_podf", "firi_pred", MXC_CCM_CSCDR3, 0, 6); + clk[IMX5_CLK_FIRI_SERIAL_GATE] = imx_clk_gate2("firi_serial_gate", "firi_podf", MXC_CCM_CCGR1, 28); + clk[IMX5_CLK_FIRI_IPG_GATE] = imx_clk_gate2("firi_ipg_gate", "ipg", MXC_CCM_CCGR1, 26); + + clk[IMX5_CLK_CSI0_MCLK1_SEL] = imx_clk_mux("csi0_mclk1_sel", MXC_CCM_CSCMR2, 22, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_CSI0_MCLK1_PRED] = imx_clk_divider("csi0_mclk1_pred", "csi0_mclk1_sel", MXC_CCM_CSCDR4, 6, 3); + clk[IMX5_CLK_CSI0_MCLK1_PODF] = imx_clk_divider("csi0_mclk1_podf", "csi0_mclk1_pred", MXC_CCM_CSCDR4, 0, 6); + clk[IMX5_CLK_CSI0_MCLK1_GATE] = imx_clk_gate2("csi0_mclk1_serial_gate", "csi0_mclk1_podf", MXC_CCM_CCGR6, 4); + + clk[IMX5_CLK_IEEE1588_SEL] = imx_clk_mux("ieee1588_sel", MXC_CCM_CSCMR2, 14, 2, + ieee1588_sels, ARRAY_SIZE(ieee1588_sels)); + clk[IMX5_CLK_IEEE1588_PRED] = imx_clk_divider("ieee1588_pred", "ieee1588_sel", MXC_CCM_CSCDR2, 6, 3); + clk[IMX5_CLK_IEEE1588_PODF] = imx_clk_divider("ieee1588_podf", "ieee1588_pred", MXC_CCM_CSCDR2, 0, 6); + clk[IMX5_CLK_IEEE1588_GATE] = imx_clk_gate2("ieee1588_serial_gate", "ieee1588_podf", MXC_CCM_CCGR7, 6); + clk[IMX5_CLK_CKO1_SEL] = imx_clk_mux("cko1_sel", MXC_CCM_CCOSR, 0, 4, mx53_cko1_sel, ARRAY_SIZE(mx53_cko1_sel)); clk[IMX5_CLK_CKO1_PODF] = imx_clk_divider("cko1_podf", "cko1_sel", MXC_CCM_CCOSR, 4, 3); diff --git a/include/dt-bindings/clock/imx5-clock.h b/include/dt-bindings/clock/imx5-clock.h index f4b7478..d382fc7 100644 --- a/include/dt-bindings/clock/imx5-clock.h +++ b/include/dt-bindings/clock/imx5-clock.h @@ -201,6 +201,19 @@ #define IMX5_CLK_STEP_SEL 189 #define IMX5_CLK_CPU_PODF_SEL 190 #define IMX5_CLK_ARM 191 -#define IMX5_CLK_END 192 +#define IMX5_CLK_FIRI_PRED 192 +#define IMX5_CLK_FIRI_SEL 193 +#define IMX5_CLK_FIRI_PODF 194 +#define IMX5_CLK_FIRI_SERIAL_GATE 195 +#define IMX5_CLK_FIRI_IPG_GATE 196 +#define IMX5_CLK_CSI0_MCLK1_PRED 197 +#define IMX5_CLK_CSI0_MCLK1_SEL 198 +#define IMX5_CLK_CSI0_MCLK1_PODF 199 +#define IMX5_CLK_CSI0_MCLK1_GATE 200 +#define IMX5_CLK_IEEE1588_PRED 201 +#define IMX5_CLK_IEEE1588_SEL 202 +#define IMX5_CLK_IEEE1588_PODF 203 +#define IMX5_CLK_IEEE1588_GATE 204 +#define IMX5_CLK_END 205 #endif /* __DT_BINDINGS_CLOCK_IMX5_H */ -- 2.1.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH v2 1/1] clk: imx53: Add clocks configuration @ 2016-09-19 10:30 ` Fabien Lahoudere 0 siblings, 0 replies; 24+ messages in thread From: Fabien Lahoudere @ 2016-09-19 10:30 UTC (permalink / raw) To: linux-arm-kernel From: Kalle Kankare <kalle.kankare@vincit.fi> Add clocks configuration for CSI, FIRI and IEEE1588. Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> --- drivers/clk/imx/clk-imx51-imx53.c | 20 ++++++++++++++++++++ include/dt-bindings/clock/imx5-clock.h | 15 ++++++++++++++- 2 files changed, 34 insertions(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-imx53.c index 29d4c44..1e3c9ea 100644 --- a/drivers/clk/imx/clk-imx51-imx53.c +++ b/drivers/clk/imx/clk-imx51-imx53.c @@ -126,6 +126,7 @@ static const char *spdif0_com_sel[] = { "spdif0_podf", "ssi1_root_gate", }; static const char *mx51_spdif1_com_sel[] = { "spdif1_podf", "ssi2_root_gate", }; static const char *step_sels[] = { "lp_apm", }; static const char *cpu_podf_sels[] = { "pll1_sw", "step_sel" }; +static const char *ieee1588_sels[] = { "pll3_sw", "pll4_sw", "dummy" /* usbphy2_clk */, "dummy" /* fec_phy_clk */ }; static struct clk *clk[IMX5_CLK_END]; static struct clk_onecell_data clk_data; @@ -543,6 +544,25 @@ static void __init mx53_clocks_init(struct device_node *np) clk[IMX5_CLK_I2C3_GATE] = imx_clk_gate2("i2c3_gate", "per_root", MXC_CCM_CCGR1, 22); clk[IMX5_CLK_SATA_GATE] = imx_clk_gate2("sata_gate", "ipg", MXC_CCM_CCGR4, 2); + clk[IMX5_CLK_FIRI_SEL] = imx_clk_mux("firi_sel", MXC_CCM_CSCMR2, 12, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_FIRI_PRED] = imx_clk_divider("firi_pred", "firi_sel", MXC_CCM_CSCDR3, 6, 3); + clk[IMX5_CLK_FIRI_PODF] = imx_clk_divider("firi_podf", "firi_pred", MXC_CCM_CSCDR3, 0, 6); + clk[IMX5_CLK_FIRI_SERIAL_GATE] = imx_clk_gate2("firi_serial_gate", "firi_podf", MXC_CCM_CCGR1, 28); + clk[IMX5_CLK_FIRI_IPG_GATE] = imx_clk_gate2("firi_ipg_gate", "ipg", MXC_CCM_CCGR1, 26); + + clk[IMX5_CLK_CSI0_MCLK1_SEL] = imx_clk_mux("csi0_mclk1_sel", MXC_CCM_CSCMR2, 22, 2, + standard_pll_sel, ARRAY_SIZE(standard_pll_sel)); + clk[IMX5_CLK_CSI0_MCLK1_PRED] = imx_clk_divider("csi0_mclk1_pred", "csi0_mclk1_sel", MXC_CCM_CSCDR4, 6, 3); + clk[IMX5_CLK_CSI0_MCLK1_PODF] = imx_clk_divider("csi0_mclk1_podf", "csi0_mclk1_pred", MXC_CCM_CSCDR4, 0, 6); + clk[IMX5_CLK_CSI0_MCLK1_GATE] = imx_clk_gate2("csi0_mclk1_serial_gate", "csi0_mclk1_podf", MXC_CCM_CCGR6, 4); + + clk[IMX5_CLK_IEEE1588_SEL] = imx_clk_mux("ieee1588_sel", MXC_CCM_CSCMR2, 14, 2, + ieee1588_sels, ARRAY_SIZE(ieee1588_sels)); + clk[IMX5_CLK_IEEE1588_PRED] = imx_clk_divider("ieee1588_pred", "ieee1588_sel", MXC_CCM_CSCDR2, 6, 3); + clk[IMX5_CLK_IEEE1588_PODF] = imx_clk_divider("ieee1588_podf", "ieee1588_pred", MXC_CCM_CSCDR2, 0, 6); + clk[IMX5_CLK_IEEE1588_GATE] = imx_clk_gate2("ieee1588_serial_gate", "ieee1588_podf", MXC_CCM_CCGR7, 6); + clk[IMX5_CLK_CKO1_SEL] = imx_clk_mux("cko1_sel", MXC_CCM_CCOSR, 0, 4, mx53_cko1_sel, ARRAY_SIZE(mx53_cko1_sel)); clk[IMX5_CLK_CKO1_PODF] = imx_clk_divider("cko1_podf", "cko1_sel", MXC_CCM_CCOSR, 4, 3); diff --git a/include/dt-bindings/clock/imx5-clock.h b/include/dt-bindings/clock/imx5-clock.h index f4b7478..d382fc7 100644 --- a/include/dt-bindings/clock/imx5-clock.h +++ b/include/dt-bindings/clock/imx5-clock.h @@ -201,6 +201,19 @@ #define IMX5_CLK_STEP_SEL 189 #define IMX5_CLK_CPU_PODF_SEL 190 #define IMX5_CLK_ARM 191 -#define IMX5_CLK_END 192 +#define IMX5_CLK_FIRI_PRED 192 +#define IMX5_CLK_FIRI_SEL 193 +#define IMX5_CLK_FIRI_PODF 194 +#define IMX5_CLK_FIRI_SERIAL_GATE 195 +#define IMX5_CLK_FIRI_IPG_GATE 196 +#define IMX5_CLK_CSI0_MCLK1_PRED 197 +#define IMX5_CLK_CSI0_MCLK1_SEL 198 +#define IMX5_CLK_CSI0_MCLK1_PODF 199 +#define IMX5_CLK_CSI0_MCLK1_GATE 200 +#define IMX5_CLK_IEEE1588_PRED 201 +#define IMX5_CLK_IEEE1588_SEL 202 +#define IMX5_CLK_IEEE1588_PODF 203 +#define IMX5_CLK_IEEE1588_GATE 204 +#define IMX5_CLK_END 205 #endif /* __DT_BINDINGS_CLOCK_IMX5_H */ -- 2.1.4 ^ permalink raw reply related [flat|nested] 24+ messages in thread
* Re: [PATCH v2 1/1] clk: imx53: Add clocks configuration 2016-09-19 10:30 ` Fabien Lahoudere @ 2016-09-20 12:58 ` Shawn Guo -1 siblings, 0 replies; 24+ messages in thread From: Shawn Guo @ 2016-09-20 12:58 UTC (permalink / raw) To: Fabien Lahoudere Cc: Kalle Kankare, Sascha Hauer, Fabio Estevam, Michael Turquette, Stephen Boyd, Rob Herring, Mark Rutland, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE, open list:COMMON CLK FRAMEWORK, open list, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS On Mon, Sep 19, 2016 at 12:30:00PM +0200, Fabien Lahoudere wrote: > From: Kalle Kankare <kalle.kankare@vincit.fi> > > Add clocks configuration for CSI, FIRI and IEEE1588. > > Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> Acked-by: Shawn Guo <shawnguo@kernel.org> ^ permalink raw reply [flat|nested] 24+ messages in thread
* [PATCH v2 1/1] clk: imx53: Add clocks configuration @ 2016-09-20 12:58 ` Shawn Guo 0 siblings, 0 replies; 24+ messages in thread From: Shawn Guo @ 2016-09-20 12:58 UTC (permalink / raw) To: linux-arm-kernel On Mon, Sep 19, 2016 at 12:30:00PM +0200, Fabien Lahoudere wrote: > From: Kalle Kankare <kalle.kankare@vincit.fi> > > Add clocks configuration for CSI, FIRI and IEEE1588. > > Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> Acked-by: Shawn Guo <shawnguo@kernel.org> ^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH v2 1/1] clk: imx53: Add clocks configuration 2016-09-19 10:30 ` Fabien Lahoudere @ 2016-09-20 23:52 ` Stephen Boyd -1 siblings, 0 replies; 24+ messages in thread From: Stephen Boyd @ 2016-09-20 23:52 UTC (permalink / raw) To: Fabien Lahoudere Cc: Kalle Kankare, Shawn Guo, Sascha Hauer, Fabio Estevam, Michael Turquette, Rob Herring, Mark Rutland, moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE, open list:COMMON CLK FRAMEWORK, open list, open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS On 09/19, Fabien Lahoudere wrote: > From: Kalle Kankare <kalle.kankare@vincit.fi> > > Add clocks configuration for CSI, FIRI and IEEE1588. > > Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> > --- Applied to clk-next -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project ^ permalink raw reply [flat|nested] 24+ messages in thread
* [PATCH v2 1/1] clk: imx53: Add clocks configuration @ 2016-09-20 23:52 ` Stephen Boyd 0 siblings, 0 replies; 24+ messages in thread From: Stephen Boyd @ 2016-09-20 23:52 UTC (permalink / raw) To: linux-arm-kernel On 09/19, Fabien Lahoudere wrote: > From: Kalle Kankare <kalle.kankare@vincit.fi> > > Add clocks configuration for CSI, FIRI and IEEE1588. > > Signed-off-by: Fabien Lahoudere <fabien.lahoudere@collabora.co.uk> > --- Applied to clk-next -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project ^ permalink raw reply [flat|nested] 24+ messages in thread
end of thread, other threads:[~2016-09-20 23:52 UTC | newest] Thread overview: 24+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2016-09-15 10:13 [PATCH 1/1] ARM: imx5: Add clocks configuration Fabien Lahoudere 2016-09-15 10:13 ` Fabien Lahoudere 2016-09-15 10:13 ` Fabien Lahoudere 2016-09-15 10:13 ` Fabien Lahoudere 2016-09-15 17:42 ` Alexander Shiyan 2016-09-15 17:42 ` Alexander Shiyan 2016-09-15 17:42 ` Alexander Shiyan 2016-09-15 17:42 ` Alexander Shiyan 2016-09-18 0:21 ` Shawn Guo 2016-09-18 0:21 ` Shawn Guo 2016-09-18 0:24 ` Shawn Guo 2016-09-18 0:24 ` Shawn Guo 2016-09-18 0:24 ` Shawn Guo 2016-09-19 7:33 ` Fabien Lahoudere 2016-09-19 7:33 ` Fabien Lahoudere 2016-09-19 7:33 ` Fabien Lahoudere 2016-09-19 10:30 ` [PATCH v2 1/1] clk: imx53: " Fabien Lahoudere 2016-09-19 10:30 ` Fabien Lahoudere 2016-09-19 10:30 ` Fabien Lahoudere 2016-09-19 10:30 ` Fabien Lahoudere 2016-09-20 12:58 ` Shawn Guo 2016-09-20 12:58 ` Shawn Guo 2016-09-20 23:52 ` Stephen Boyd 2016-09-20 23:52 ` Stephen Boyd
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.