From: Simon Horman <horms@verge.net.au>
To: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Cc: linux-renesas-soc@vger.kernel.org, robh+dt@kernel.org,
mark.rutland@arm.com, devicetree@vger.kernel.org,
magnus.damm@gmail.com, linux@arm.linux.org.uk,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 04/11] ARM: dts: r8a7743: initial SoC device tree
Date: Sat, 8 Oct 2016 11:28:51 +0900 [thread overview]
Message-ID: <20161008022851.GA14617@verge.net.au> (raw)
In-Reply-To: <cd1391d1-d2b5-6315-ee15-0253019d9836@cogentembedded.com>
On Fri, Oct 07, 2016 at 12:57:28PM +0300, Sergei Shtylyov wrote:
> On 10/7/2016 6:09 AM, Simon Horman wrote:
>
> >>The initial R8A7743 SoC device tree including CPU cores, GIC, timer, SYSC,
> >>CPG, and the required clock descriptions.
> >>
> >>Based on the original (and large) patch by Dmitry Shifrin
> >><dmitry.shifrin@cogentembedded.com>.
> >>
> >>Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
> >
> >I notice that this patch enables two CPUs. Have you tested SMP and:
> >- CPU hotplug
> >- Suspend to RAM
>
> No, not really. I'll remove CPU1. :-<
Thanks.
WARNING: multiple messages have this Message-ID (diff)
From: horms@verge.net.au (Simon Horman)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 04/11] ARM: dts: r8a7743: initial SoC device tree
Date: Sat, 8 Oct 2016 11:28:51 +0900 [thread overview]
Message-ID: <20161008022851.GA14617@verge.net.au> (raw)
In-Reply-To: <cd1391d1-d2b5-6315-ee15-0253019d9836@cogentembedded.com>
On Fri, Oct 07, 2016 at 12:57:28PM +0300, Sergei Shtylyov wrote:
> On 10/7/2016 6:09 AM, Simon Horman wrote:
>
> >>The initial R8A7743 SoC device tree including CPU cores, GIC, timer, SYSC,
> >>CPG, and the required clock descriptions.
> >>
> >>Based on the original (and large) patch by Dmitry Shifrin
> >><dmitry.shifrin@cogentembedded.com>.
> >>
> >>Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
> >
> >I notice that this patch enables two CPUs. Have you tested SMP and:
> >- CPU hotplug
> >- Suspend to RAM
>
> No, not really. I'll remove CPU1. :-<
Thanks.
WARNING: multiple messages have this Message-ID (diff)
From: Simon Horman <horms@verge.net.au>
To: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Cc: mark.rutland@arm.com, devicetree@vger.kernel.org,
linux@arm.linux.org.uk, magnus.damm@gmail.com,
linux-renesas-soc@vger.kernel.org, robh+dt@kernel.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 04/11] ARM: dts: r8a7743: initial SoC device tree
Date: Sat, 8 Oct 2016 11:28:51 +0900 [thread overview]
Message-ID: <20161008022851.GA14617@verge.net.au> (raw)
In-Reply-To: <cd1391d1-d2b5-6315-ee15-0253019d9836@cogentembedded.com>
On Fri, Oct 07, 2016 at 12:57:28PM +0300, Sergei Shtylyov wrote:
> On 10/7/2016 6:09 AM, Simon Horman wrote:
>
> >>The initial R8A7743 SoC device tree including CPU cores, GIC, timer, SYSC,
> >>CPG, and the required clock descriptions.
> >>
> >>Based on the original (and large) patch by Dmitry Shifrin
> >><dmitry.shifrin@cogentembedded.com>.
> >>
> >>Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
> >
> >I notice that this patch enables two CPUs. Have you tested SMP and:
> >- CPU hotplug
> >- Suspend to RAM
>
> No, not really. I'll remove CPU1. :-<
Thanks.
next prev parent reply other threads:[~2016-10-08 20:44 UTC|newest]
Thread overview: 83+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-10-05 21:23 [PATCH v3 0/11] Add R8A7743/SK-RZG1M board support Sergei Shtylyov
2016-10-05 21:23 ` Sergei Shtylyov
2016-10-05 21:31 ` [PATCH v3 01/11] ARM: shmobile: r8a7743: add power domain index macros Sergei Shtylyov
2016-10-07 3:14 ` Simon Horman
2016-10-05 21:35 ` [PATCH v3 02/11] soc: renesas: rcar-sysc: add R8A7743 support Sergei Shtylyov
2016-10-07 3:15 ` Simon Horman
2016-10-07 3:15 ` Simon Horman
2016-10-05 21:37 ` [PATCH v3 03/11] ARM: shmobile: r8a7743: basic SoC support Sergei Shtylyov
2016-10-05 21:37 ` Sergei Shtylyov
2016-10-07 3:15 ` Simon Horman
2016-10-07 3:15 ` Simon Horman
2016-10-07 3:15 ` Simon Horman
2016-10-07 8:33 ` Laurent Pinchart
2016-10-07 8:33 ` Laurent Pinchart
2016-10-07 8:33 ` Laurent Pinchart
2016-10-07 10:02 ` Sergei Shtylyov
2016-10-07 10:02 ` Sergei Shtylyov
2016-10-07 10:02 ` Sergei Shtylyov
2016-10-07 10:11 ` Geert Uytterhoeven
2016-10-07 10:11 ` Geert Uytterhoeven
2016-10-08 2:31 ` Simon Horman
2016-10-08 2:31 ` Simon Horman
2016-10-08 2:31 ` Simon Horman
2016-10-08 21:14 ` Laurent Pinchart
2016-10-08 21:14 ` Laurent Pinchart
2016-10-05 21:38 ` [PATCH v3 04/11] ARM: dts: r8a7743: initial SoC device tree Sergei Shtylyov
2016-10-05 21:38 ` Sergei Shtylyov
2016-10-05 21:38 ` Sergei Shtylyov
2016-10-07 3:09 ` Simon Horman
2016-10-07 3:09 ` Simon Horman
2016-10-07 3:09 ` Simon Horman
2016-10-07 7:50 ` Geert Uytterhoeven
2016-10-07 7:50 ` Geert Uytterhoeven
2016-10-07 7:50 ` Geert Uytterhoeven
2016-10-07 9:57 ` Sergei Shtylyov
2016-10-07 9:57 ` Sergei Shtylyov
2016-10-08 2:28 ` Simon Horman [this message]
2016-10-08 2:28 ` Simon Horman
2016-10-08 2:28 ` Simon Horman
2016-10-19 8:16 ` Geert Uytterhoeven
2016-10-19 8:16 ` Geert Uytterhoeven
2016-10-19 8:16 ` Geert Uytterhoeven
2016-10-05 21:39 ` [PATCH v3 05/11] ARM: dts: r8a7743: add SYS-DMAC support Sergei Shtylyov
2016-10-05 21:39 ` Sergei Shtylyov
2016-10-05 21:39 ` Sergei Shtylyov
2016-10-05 21:41 ` [PATCH v3 06/11] ARM: dts: r8a7743: add [H]SCIF{A|B} support Sergei Shtylyov
2016-10-05 21:41 ` Sergei Shtylyov
2016-10-05 21:41 ` Sergei Shtylyov
2016-10-19 8:34 ` Geert Uytterhoeven
2016-10-19 8:34 ` Geert Uytterhoeven
2016-10-19 8:34 ` Geert Uytterhoeven
2016-10-05 21:42 ` [PATCH v3 07/11] ARM: dts: r8a7743: add Ether support Sergei Shtylyov
2016-10-05 21:42 ` Sergei Shtylyov
2016-10-17 14:48 ` Geert Uytterhoeven
2016-10-17 14:48 ` Geert Uytterhoeven
2016-10-05 21:43 ` [PATCH v3 08/11] ARM: dts: r8a7743: add IRQC support Sergei Shtylyov
2016-10-05 21:43 ` Sergei Shtylyov
2016-10-17 14:46 ` Geert Uytterhoeven
2016-10-17 14:46 ` Geert Uytterhoeven
2016-10-17 14:46 ` Geert Uytterhoeven
2016-10-05 21:45 ` [PATCH v3 09/11] DT: arm: shmobile: document SK-RZG1M board Sergei Shtylyov
2016-10-05 21:45 ` Sergei Shtylyov
2016-10-07 3:21 ` Simon Horman
2016-10-07 3:21 ` Simon Horman
2016-10-05 21:47 ` [PATCH v3 10/11] ARM: dts: sk-rzg1m: initial device tree Sergei Shtylyov
2016-10-05 21:47 ` Sergei Shtylyov
2016-10-05 21:48 ` [PATCH v3 11/11] ARM: dts: sk-rzg1m: add Ether support Sergei Shtylyov
2016-10-05 21:48 ` Sergei Shtylyov
2016-10-19 8:17 ` Geert Uytterhoeven
2016-10-19 8:17 ` Geert Uytterhoeven
2016-10-19 8:17 ` Geert Uytterhoeven
2016-10-07 16:40 ` [PATCH v3 0/11] Add R8A7743/SK-RZG1M board support Sergei Shtylyov
2016-10-07 16:40 ` Sergei Shtylyov
2016-10-12 8:09 ` Simon Horman
2016-10-12 8:09 ` Simon Horman
2016-10-12 8:09 ` Simon Horman
2016-10-12 8:29 ` Sergei Shtylyov
2016-10-12 8:29 ` Sergei Shtylyov
2016-10-12 8:29 ` Sergei Shtylyov
2016-10-20 9:24 ` Simon Horman
2016-10-20 9:24 ` Simon Horman
2016-10-20 9:56 ` Geert Uytterhoeven
2016-10-20 9:56 ` Geert Uytterhoeven
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20161008022851.GA14617@verge.net.au \
--to=horms@verge.net.au \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=magnus.damm@gmail.com \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
--cc=sergei.shtylyov@cogentembedded.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.