From: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
To: linux-pwm@vger.kernel.org,
Mika Westerberg <mika.westerberg@linux.intel.com>,
Thierry Reding <thierry.reding@gmail.com>,
Ilkka Koskinen <ilkka.koskinen@intel.com>
Cc: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Subject: [PATCH v3 0/6] pwm: lpss: Fix and clean up series
Date: Sat, 28 Jan 2017 17:10:38 +0200 [thread overview]
Message-ID: <20170128151044.87572-1-andriy.shevchenko@linux.intel.com> (raw)
There are clean ups and switch to new atomic API (would be considered as
an improvement).
The series tested on various Intel platforms, such as Edison and
Minnowboard MAX.
Since v2:
- rebase on top of v4.10-rc5
- replace patch 3 with duplicating board info files in bus drivers
- eliminate reminders of legacy API
- incorporate Mika's Gemini Lake patch
- add new patch from Ilkka
Since v1:
- rebase on top of v4.10-rc2
- fix typo in commit message of patch 1
- add Mika's tag
Andy Shevchenko (4):
pwm: lpss: Avoid potential overflow of base_unit
pwm: lpss: Allow duty cycle to be 0
pwm: lpss: Switch to new atomic API
pwm: lpss: Do not export board infos for different PWM types
Ilkka Koskinen (1):
pwm: lpss: Avoid reconfiguring while UPDATE bit is still enabled
Mika Westerberg (1):
pwm: lpss: Add Intel Gemini Lake PCI ID
drivers/pwm/pwm-lpss-pci.c | 22 +++++++
drivers/pwm/pwm-lpss-platform.c | 21 +++++++
drivers/pwm/pwm-lpss.c | 132 ++++++++++++++++++++--------------------
drivers/pwm/pwm-lpss.h | 4 --
4 files changed, 110 insertions(+), 69 deletions(-)
--
2.11.0
next reply other threads:[~2017-01-28 15:14 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-01-28 15:10 Andy Shevchenko [this message]
2017-01-28 15:10 ` [PATCH v3 1/6] pwm: lpss: Avoid potential overflow of base_unit Andy Shevchenko
2017-01-28 15:10 ` [PATCH v3 2/6] pwm: lpss: Allow duty cycle to be 0 Andy Shevchenko
2017-01-28 15:10 ` [PATCH v3 3/6] pwm: lpss: Switch to new atomic API Andy Shevchenko
2017-01-28 15:10 ` [PATCH v3 4/6] pwm: lpss: Avoid reconfiguring while UPDATE bit is still enabled Andy Shevchenko
2017-01-28 15:10 ` [PATCH v3 5/6] pwm: lpss: Do not export board infos for different PWM types Andy Shevchenko
2017-01-28 15:10 ` [PATCH v3 6/6] pwm: lpss: Add Intel Gemini Lake PCI ID Andy Shevchenko
2017-01-30 7:18 ` [PATCH v3 0/6] pwm: lpss: Fix and clean up series Thierry Reding
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170128151044.87572-1-andriy.shevchenko@linux.intel.com \
--to=andriy.shevchenko@linux.intel.com \
--cc=ilkka.koskinen@intel.com \
--cc=linux-pwm@vger.kernel.org \
--cc=mika.westerberg@linux.intel.com \
--cc=thierry.reding@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.