From: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
To: linux-pwm@vger.kernel.org,
Mika Westerberg <mika.westerberg@linux.intel.com>,
Thierry Reding <thierry.reding@gmail.com>,
Ilkka Koskinen <ilkka.koskinen@intel.com>
Cc: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Subject: [PATCH v3 6/6] pwm: lpss: Add Intel Gemini Lake PCI ID
Date: Sat, 28 Jan 2017 17:10:44 +0200 [thread overview]
Message-ID: <20170128151044.87572-7-andriy.shevchenko@linux.intel.com> (raw)
In-Reply-To: <20170128151044.87572-1-andriy.shevchenko@linux.intel.com>
From: Mika Westerberg <mika.westerberg@linux.intel.com>
Intel Gemini Lake PWM is pretty much same as used in Intel Broxton. Add
this new PCI ID to the list of supported devices.
Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
---
drivers/pwm/pwm-lpss-pci.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/pwm/pwm-lpss-pci.c b/drivers/pwm/pwm-lpss-pci.c
index 2e7a9a48060d..053088b9b66e 100644
--- a/drivers/pwm/pwm-lpss-pci.c
+++ b/drivers/pwm/pwm-lpss-pci.c
@@ -101,6 +101,7 @@ static const struct pci_device_id pwm_lpss_pci_ids[] = {
{ PCI_VDEVICE(INTEL, 0x1ac8), (unsigned long)&pwm_lpss_bxt_info},
{ PCI_VDEVICE(INTEL, 0x2288), (unsigned long)&pwm_lpss_bsw_info},
{ PCI_VDEVICE(INTEL, 0x2289), (unsigned long)&pwm_lpss_bsw_info},
+ { PCI_VDEVICE(INTEL, 0x31c8), (unsigned long)&pwm_lpss_bxt_info},
{ PCI_VDEVICE(INTEL, 0x5ac8), (unsigned long)&pwm_lpss_bxt_info},
{ },
};
--
2.11.0
next prev parent reply other threads:[~2017-01-28 15:14 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-01-28 15:10 [PATCH v3 0/6] pwm: lpss: Fix and clean up series Andy Shevchenko
2017-01-28 15:10 ` [PATCH v3 1/6] pwm: lpss: Avoid potential overflow of base_unit Andy Shevchenko
2017-01-28 15:10 ` [PATCH v3 2/6] pwm: lpss: Allow duty cycle to be 0 Andy Shevchenko
2017-01-28 15:10 ` [PATCH v3 3/6] pwm: lpss: Switch to new atomic API Andy Shevchenko
2017-01-28 15:10 ` [PATCH v3 4/6] pwm: lpss: Avoid reconfiguring while UPDATE bit is still enabled Andy Shevchenko
2017-01-28 15:10 ` [PATCH v3 5/6] pwm: lpss: Do not export board infos for different PWM types Andy Shevchenko
2017-01-28 15:10 ` Andy Shevchenko [this message]
2017-01-30 7:18 ` [PATCH v3 0/6] pwm: lpss: Fix and clean up series Thierry Reding
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170128151044.87572-7-andriy.shevchenko@linux.intel.com \
--to=andriy.shevchenko@linux.intel.com \
--cc=ilkka.koskinen@intel.com \
--cc=linux-pwm@vger.kernel.org \
--cc=mika.westerberg@linux.intel.com \
--cc=thierry.reding@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.