From: Tony Lindgren <tony-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org>
To: Tero Kristo <t-kristo-l0cyMroinI0@public.gmane.org>
Cc: Suman Anna <s-anna-l0cyMroinI0@public.gmane.org>,
Lokesh Vutla <lokeshvutla-l0cyMroinI0@public.gmane.org>,
Subhajit Paul <subhajit_paul-l0cyMroinI0@public.gmane.org>,
linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
Subject: Re: [PATCH 0/6] Init Clock frequences for accelerators
Date: Mon, 12 Jun 2017 03:06:52 -0700 [thread overview]
Message-ID: <20170612100652.GW3730@atomide.com> (raw)
In-Reply-To: <ea1b56dd-1a91-42a1-6247-2acd0dcc1dab-l0cyMroinI0@public.gmane.org>
* Tero Kristo <t-kristo-l0cyMroinI0@public.gmane.org> [170612 01:36]:
> On 12/06/17 10:36, Tony Lindgren wrote:
> > * Suman Anna <s-anna-l0cyMroinI0@public.gmane.org> [170607 14:31]:
> > > Hi Tony,
> > >
> > > The following series configures the initial frequencies for the required
> > > DPLLs and corresponding output divider clocks used by various remoteproc
> > > accelerators (DSP, IVAHD) on OMAP4, OMAP5 & DRA7xx/AM57xx SoCs and the
> > > GPU on DRA7xx/AM57xx SoCs. All these devices require Adaptive Voltage
> > > Scaling (AVS) to be programmed at all OPPs at boot time, which is
> > > programmed in the bootloader. Furthermore, DVFS is not supported on
> > > these domains implying a one-time OPP clock frequency setup.
> >
> > Tero, care to comment or ack this series?
>
> These have been in use in TI releases for quite a while already, and look
> fine, thus:
>
> Acked-by: Tero Kristo <t-kristo-l0cyMroinI0@public.gmane.org>
>
> (Didn't quite think my ack was needed for them so didn't respond earlier,
> sorry.)
OK thanks applying all into omap-for-v4.13/dt.
Regards,
Tony
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: tony@atomide.com (Tony Lindgren)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 0/6] Init Clock frequences for accelerators
Date: Mon, 12 Jun 2017 03:06:52 -0700 [thread overview]
Message-ID: <20170612100652.GW3730@atomide.com> (raw)
In-Reply-To: <ea1b56dd-1a91-42a1-6247-2acd0dcc1dab@ti.com>
* Tero Kristo <t-kristo@ti.com> [170612 01:36]:
> On 12/06/17 10:36, Tony Lindgren wrote:
> > * Suman Anna <s-anna@ti.com> [170607 14:31]:
> > > Hi Tony,
> > >
> > > The following series configures the initial frequencies for the required
> > > DPLLs and corresponding output divider clocks used by various remoteproc
> > > accelerators (DSP, IVAHD) on OMAP4, OMAP5 & DRA7xx/AM57xx SoCs and the
> > > GPU on DRA7xx/AM57xx SoCs. All these devices require Adaptive Voltage
> > > Scaling (AVS) to be programmed at all OPPs at boot time, which is
> > > programmed in the bootloader. Furthermore, DVFS is not supported on
> > > these domains implying a one-time OPP clock frequency setup.
> >
> > Tero, care to comment or ack this series?
>
> These have been in use in TI releases for quite a while already, and look
> fine, thus:
>
> Acked-by: Tero Kristo <t-kristo@ti.com>
>
> (Didn't quite think my ack was needed for them so didn't respond earlier,
> sorry.)
OK thanks applying all into omap-for-v4.13/dt.
Regards,
Tony
next prev parent reply other threads:[~2017-06-12 10:06 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-06-07 21:27 [PATCH 0/6] Init Clock frequences for accelerators Suman Anna
2017-06-07 21:27 ` Suman Anna
2017-06-07 21:27 ` [PATCH 2/6] ARM: dts: omap54xx-clocks: Set IVA DPLL and its output clock rates Suman Anna
2017-06-07 21:27 ` Suman Anna
2017-06-07 21:27 ` [PATCH 4/6] ARM: dts: dra7xx-clocks: Set DSP " Suman Anna
2017-06-07 21:27 ` Suman Anna
[not found] ` <20170607212730.33002-1-s-anna-l0cyMroinI0@public.gmane.org>
2017-06-07 21:27 ` [PATCH 1/6] ARM: dts: omap44xx-clocks: Set IVA " Suman Anna
2017-06-07 21:27 ` Suman Anna
2017-06-07 21:27 ` [PATCH 3/6] ARM: dts: dra7xx-clocks: Source IPU1 functional clock from CORE DPLL Suman Anna
2017-06-07 21:27 ` Suman Anna
2017-06-07 21:27 ` [PATCH 5/6] ARM: dts: dra7xx-clocks: Set IVA DPLL and its output clock rates Suman Anna
2017-06-07 21:27 ` Suman Anna
2017-06-07 21:27 ` [PATCH 6/6] ARM: dts: dra7xx-clocks: Use DPLL_GPU for GPU clocks Suman Anna
2017-06-07 21:27 ` Suman Anna
2017-06-12 7:36 ` [PATCH 0/6] Init Clock frequences for accelerators Tony Lindgren
2017-06-12 7:36 ` Tony Lindgren
2017-06-12 8:32 ` Tero Kristo
2017-06-12 8:32 ` Tero Kristo
[not found] ` <ea1b56dd-1a91-42a1-6247-2acd0dcc1dab-l0cyMroinI0@public.gmane.org>
2017-06-12 10:06 ` Tony Lindgren [this message]
2017-06-12 10:06 ` Tony Lindgren
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170612100652.GW3730@atomide.com \
--to=tony-4v6ys6ai5vpbdgjk7y7tuq@public.gmane.org \
--cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=lokeshvutla-l0cyMroinI0@public.gmane.org \
--cc=s-anna-l0cyMroinI0@public.gmane.org \
--cc=subhajit_paul-l0cyMroinI0@public.gmane.org \
--cc=t-kristo-l0cyMroinI0@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.