All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH 1/2] rnndb: hdmi: Fix HDMI timing bitfields for 8x96
@ 2017-06-16  5:11 Archit Taneja
  2017-06-16  5:11 ` [PATCH 2/2] rnndb: hdmi: Add register HDMI_INFOFRAME_CTRL1 Archit Taneja
  0 siblings, 1 reply; 2+ messages in thread
From: Archit Taneja @ 2017-06-16  5:11 UTC (permalink / raw)
  To: robdclark; +Cc: dri-devel, linux-arm-msm, Archit Taneja

Signed-off-by: Archit Taneja <architt@codeaurora.org>
---
 rnndb/hdmi/hdmi.xml | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/rnndb/hdmi/hdmi.xml b/rnndb/hdmi/hdmi.xml
index 69b4828..2bbae43 100644
--- a/rnndb/hdmi/hdmi.xml
+++ b/rnndb/hdmi/hdmi.xml
@@ -457,25 +457,25 @@ xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
 	<reg32 offset="0x002b0" name="CEC_RD_FILTER"/>
 
 	<reg32 offset="0x002b4" name="ACTIVE_HSYNC">
-		<bitfield name="START" low="0" high="11" type="uint"/>
+		<bitfield name="START" low="0" high="12" type="uint"/>
 		<bitfield name="END" low="16" high="27" type="uint"/>
 	</reg32>
 	<reg32 offset="0x002b8" name="ACTIVE_VSYNC">
-		<bitfield name="START" low="0" high="11" type="uint"/>
-		<bitfield name="END" low="16" high="27" type="uint"/>
+		<bitfield name="START" low="0" high="12" type="uint"/>
+		<bitfield name="END" low="16" high="28" type="uint"/>
 	</reg32>
 	<reg32 offset="0x002bc" name="VSYNC_ACTIVE_F2">
 		<!-- interlaced, frame 2 -->
-		<bitfield name="START" low="0" high="11" type="uint"/>
-		<bitfield name="END" low="16" high="27" type="uint"/>
+		<bitfield name="START" low="0" high="12" type="uint"/>
+		<bitfield name="END" low="16" high="28" type="uint"/>
 	</reg32>
 	<reg32 offset="0x002c0" name="TOTAL">
-		<bitfield name="H_TOTAL" low="0" high="11" type="uint"/>
-		<bitfield name="V_TOTAL" low="16" high="27" type="uint"/>
+		<bitfield name="H_TOTAL" low="0" high="12" type="uint"/>
+		<bitfield name="V_TOTAL" low="16" high="28" type="uint"/>
 	</reg32>
 	<reg32 offset="0x002c4" name="VSYNC_TOTAL_F2">
 		<!-- interlaced, frame 2 -->
-		<bitfield name="V_TOTAL" low="0" high="11" type="uint"/>
+		<bitfield name="V_TOTAL" low="0" high="12" type="uint"/>
 	</reg32>
 	<reg32 offset="0x002c8" name="FRAME_CTRL">
 		<bitfield name="RGB_MUX_SEL_BGR" pos="12" type="boolean"/>
-- 
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
hosted by The Linux Foundation

^ permalink raw reply related	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2017-06-16  5:11 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2017-06-16  5:11 [PATCH 1/2] rnndb: hdmi: Fix HDMI timing bitfields for 8x96 Archit Taneja
2017-06-16  5:11 ` [PATCH 2/2] rnndb: hdmi: Add register HDMI_INFOFRAME_CTRL1 Archit Taneja

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.