From: sboyd@codeaurora.org (Stephen Boyd)
To: linus-amlogic@lists.infradead.org
Subject: [PATCH 3/3] dt-bindings: clock: amlogic,gxbb-aoclkc: Update bindings
Date: Tue, 25 Jul 2017 17:48:30 -0700 [thread overview]
Message-ID: <20170726004830.GI2146@codeaurora.org> (raw)
In-Reply-To: <1500897650.2401.1.camel@baylibre.com>
On 07/24, Jerome Brunet wrote:
> On Mon, 2017-07-24 at 13:47 +0200, Neil Armstrong wrote:
> >
> > Hi Rob, Stephen,
> >
> > Thanks for your feedback, but on these Amlogic platforms, the AO register bank
> > is
> > filled with interleaved registers used for various purposes.
> >
> > For instance, the first 1k of registers are :
> >
> > 0-c RTI_STATUS
> > c-14 RTI_PWR_CNTL
> > 14-1c PIN_MUX
> > 1c RTI_STATUS
> > 24-30 GPIO
> > 30 JTAG_CONFIG
> > 34 WD
> > 38-40 CPU_CTRL
> > 40 RTI_GEN_CTRL
> > 44 CPU_CTRL
> > 4c-58 TIMER
> > 58 OSCIN
> > 60 AHB2DDR
> > ...
> >
> >
> > And so on, and the clock related registers are split among this space.
> >
> > For sure, this could be declared as an system controller node, but this would
> > imply completely
> > re-designing the actual clock driver and drop the actual bindings.
> > (and with re-writting the clock gate code to use regmap registers access)
I'm not suggesting a sycon node or binding usage here. There's an
"always on" hw block here that could be implemented as an MFD
driver that binds and creates a clk subdevice and whatever else
is sitting in here. Those subdevices could be informed of the
register base by knowing their parent driver is an MFD with a
certain driver data structure inside and then get at an __iomem
pointer through the parent's driver data. Or they could use a
regmap approach and rewrite a bunch of code. Or there could be
just a clk driver that binds to this node for now until a later
time that other features are needed.
>
> Maybe it is time to investigate having the regmap clock from qcom available to
> every other platform ?
I think we have regmap clk duplicated a couple times in the
drivers/clk/ directory now. Not sure how this is related, except
for that there looks to be a desire to use a syscon binding here
and that forces regmap on drivers?
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
WARNING: multiple messages have this Message-ID (diff)
From: Stephen Boyd <sboyd@codeaurora.org>
To: Jerome Brunet <jbrunet@baylibre.com>
Cc: Neil Armstrong <narmstrong@baylibre.com>,
Rob Herring <robh@kernel.org>,
linux-clk@vger.kernel.org, linux-amlogic@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org
Subject: Re: [PATCH 3/3] dt-bindings: clock: amlogic,gxbb-aoclkc: Update bindings
Date: Tue, 25 Jul 2017 17:48:30 -0700 [thread overview]
Message-ID: <20170726004830.GI2146@codeaurora.org> (raw)
In-Reply-To: <1500897650.2401.1.camel@baylibre.com>
On 07/24, Jerome Brunet wrote:
> On Mon, 2017-07-24 at 13:47 +0200, Neil Armstrong wrote:
> >
> > Hi Rob, Stephen,
> >
> > Thanks for your feedback, but on these Amlogic platforms, the AO register bank
> > is
> > filled with interleaved registers used for various purposes.
> >
> > For instance, the first 1k of registers are :
> >
> > 0-c RTI_STATUS
> > c-14 RTI_PWR_CNTL
> > 14-1c PIN_MUX
> > 1c RTI_STATUS
> > 24-30 GPIO
> > 30 JTAG_CONFIG
> > 34 WD
> > 38-40 CPU_CTRL
> > 40 RTI_GEN_CTRL
> > 44 CPU_CTRL
> > 4c-58 TIMER
> > 58 OSCIN
> > 60 AHB2DDR
> > ...
> >
> >
> > And so on, and the clock related registers are split among this space.
> >
> > For sure, this could be declared as an system controller node, but this would
> > imply completely
> > re-designing the actual clock driver and drop the actual bindings.
> > (and with re-writting the clock gate code to use regmap registers access)
I'm not suggesting a sycon node or binding usage here. There's an
"always on" hw block here that could be implemented as an MFD
driver that binds and creates a clk subdevice and whatever else
is sitting in here. Those subdevices could be informed of the
register base by knowing their parent driver is an MFD with a
certain driver data structure inside and then get at an __iomem
pointer through the parent's driver data. Or they could use a
regmap approach and rewrite a bunch of code. Or there could be
just a clk driver that binds to this node for now until a later
time that other features are needed.
>
> Maybe it is time to investigate having the regmap clock from qcom available to
> every other platform ?
I think we have regmap clk duplicated a couple times in the
drivers/clk/ directory now. Not sure how this is related, except
for that there looks to be a desire to use a syscon binding here
and that forces regmap on drivers?
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
WARNING: multiple messages have this Message-ID (diff)
From: sboyd@codeaurora.org (Stephen Boyd)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 3/3] dt-bindings: clock: amlogic,gxbb-aoclkc: Update bindings
Date: Tue, 25 Jul 2017 17:48:30 -0700 [thread overview]
Message-ID: <20170726004830.GI2146@codeaurora.org> (raw)
In-Reply-To: <1500897650.2401.1.camel@baylibre.com>
On 07/24, Jerome Brunet wrote:
> On Mon, 2017-07-24 at 13:47 +0200, Neil Armstrong wrote:
> >
> > Hi Rob, Stephen,
> >
> > Thanks for your feedback, but on these Amlogic platforms, the AO register bank
> > is
> > filled with interleaved registers used for various purposes.
> >
> > For instance, the first 1k of registers are :
> >
> > 0-c RTI_STATUS
> > c-14 RTI_PWR_CNTL
> > 14-1c PIN_MUX
> > 1c RTI_STATUS
> > 24-30 GPIO
> > 30 JTAG_CONFIG
> > 34 WD
> > 38-40 CPU_CTRL
> > 40 RTI_GEN_CTRL
> > 44 CPU_CTRL
> > 4c-58 TIMER
> > 58 OSCIN
> > 60 AHB2DDR
> > ...
> >
> >
> > And so on, and the clock related registers are split among this space.
> >
> > For sure, this could be declared as an system controller node, but this would
> > imply completely
> > re-designing the actual clock driver and drop the actual bindings.
> > (and with re-writting the clock gate code to use regmap registers access)
I'm not suggesting a sycon node or binding usage here. There's an
"always on" hw block here that could be implemented as an MFD
driver that binds and creates a clk subdevice and whatever else
is sitting in here. Those subdevices could be informed of the
register base by knowing their parent driver is an MFD with a
certain driver data structure inside and then get at an __iomem
pointer through the parent's driver data. Or they could use a
regmap approach and rewrite a bunch of code. Or there could be
just a clk driver that binds to this node for now until a later
time that other features are needed.
>
> Maybe it is time to investigate having the regmap clock from qcom available to
> every other platform ?
I think we have regmap clk duplicated a couple times in the
drivers/clk/ directory now. Not sure how this is related, except
for that there looks to be a desire to use a syscon binding here
and that forces regmap on drivers?
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
next prev parent reply other threads:[~2017-07-26 0:48 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-07-06 10:24 [PATCH 0/3] clk: meson: gxbb-aoclk: Add CEC 32k clock Neil Armstrong
2017-07-06 10:24 ` Neil Armstrong
2017-07-06 10:24 ` Neil Armstrong
2017-07-06 10:24 ` [PATCH 1/3] dt-bindings: clock: " Neil Armstrong
2017-07-06 10:24 ` Neil Armstrong
2017-07-06 10:24 ` Neil Armstrong
2017-07-06 10:24 ` [PATCH 2/3] clk: meson: " Neil Armstrong
2017-07-06 10:24 ` Neil Armstrong
2017-07-06 10:24 ` Neil Armstrong
2017-07-06 10:24 ` [PATCH 3/3] dt-bindings: clock: amlogic,gxbb-aoclkc: Update bindings Neil Armstrong
2017-07-06 10:24 ` Neil Armstrong
2017-07-06 10:24 ` Neil Armstrong
2017-07-10 3:50 ` Rob Herring
2017-07-10 3:50 ` Rob Herring
2017-07-10 3:50 ` Rob Herring
2017-07-10 3:50 ` Rob Herring
2017-07-21 20:44 ` Stephen Boyd
2017-07-21 20:44 ` Stephen Boyd
2017-07-21 20:44 ` Stephen Boyd
2017-07-21 20:44 ` Stephen Boyd
2017-07-24 11:47 ` Neil Armstrong
2017-07-24 11:47 ` Neil Armstrong
2017-07-24 11:47 ` Neil Armstrong
2017-07-24 11:47 ` Neil Armstrong
2017-07-24 12:00 ` Jerome Brunet
2017-07-24 12:00 ` Jerome Brunet
2017-07-24 12:00 ` Jerome Brunet
2017-07-26 0:48 ` Stephen Boyd [this message]
2017-07-26 0:48 ` Stephen Boyd
2017-07-26 0:48 ` Stephen Boyd
2017-07-26 20:07 ` Jerome Brunet
2017-07-26 20:07 ` Jerome Brunet
2017-07-26 20:07 ` Jerome Brunet
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170726004830.GI2146@codeaurora.org \
--to=sboyd@codeaurora.org \
--cc=linus-amlogic@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.