All of lore.kernel.org
 help / color / mirror / Atom feed
From: Varadarajan Narayanan <varada-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
To: bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org,
	robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org,
	mark.rutland-5wv7dgnIgG8@public.gmane.org,
	svarbanov-NEYub+7Iv8PQT0dZR+AlfA@public.gmane.org,
	kishon-l0cyMroinI0@public.gmane.org,
	sboyd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org,
	vivek.gautam-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org,
	fengguang.wu-ral2JQCrhuEAvxtiuMwx3w@public.gmane.org,
	weiyongjun1-hv44wF8Li93QT0dZR+AlfA@public.gmane.org,
	linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
	devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
	linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
	linux-arm-msm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Subject: Re: [PATCH v9 0/3] Add support for IPQ8074 PCIe phy and controller
Date: Fri, 18 Aug 2017 14:40:51 +0530	[thread overview]
Message-ID: <20170818091050.GA8756@codeaurora.org> (raw)
In-Reply-To: <1503041393-19593-1-git-send-email-varada-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>

On Fri, Aug 18, 2017 at 12:59:50PM +0530, Varadarajan Narayanan wrote:
> v9:
>   Incorporate Stanimir's feedback for
> 	PCI: dwc: qcom: Add support for IPQ8074 PCIe controller

Forgot to mention that the patches were rebased against
Bjorn's pci.git/next.

Thanks
Varada

>   Add Stanimir's Ack for
> 	PCI: dwc: qcom: Use block IP version for operations
> 	PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
>
>   Add Rob's Ack for
> 	dt-bindings: pci: qcom: Add support for IPQ8074
>
> v8:
>   Incorporate Stanimir's feedback for
> 	PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
>
> v7:
>   Skip PHY patches as they are already included by Kishon
>
>   Incorporate Stanimir's feedback for the below patches
> 	PCI: dwc: qcom: Use block IP version for operations
> 	PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
>
> v6:
>   Added 'Reviewed-by: Vivek Gautam <vivek.gautam-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>' and fixed
>   white space issues as mentioned by Vivek.
> 	phy: qcom-qmp: Fix phy pipe clock name
> 	dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074
>
> v5:
>   dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074
>         Renamed phy_phy clock as common clock
>
>   phy: qcom-qmp: Fix phy pipe clock name
>         Moved the DT get into the registering function
>
>   phy: qcom-qmp: Add support for IPQ8074
>         Place the IPQ8074 related structs similar to existing SoC.
>         Renamed phy_phy clock as common clock
> v4:
>   phy: qcom-qmp: Fix phy pipe clock name
> 	Based on Vivek's comments, return failure only for
> 	PCI/USB type of phys.
> 	Removed Ack.
>
>   phy: qcom-qmp: Handle unavailable registers
> 	Removed this patch.
> 	Incorrectly used a block of code that is not applicable
> 	to IPQ8074, hence had to avoid an "unavailable" register.
> 	Since that is addressed using 'has_phy_com_ctrl' this
> 	patch is not needed.
>
>   phy: qcom-qmp: Add support for IPQ8074
> 	Set 'has_phy_com_ctrl' to false
> 	Remove ipq8074_pciephy_regs_layout
>
> v3:
>   PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
> 	Incoporate Stan's feedback:-
> 	 - Add SoC Wrapper and Synopsys Core IP versions
>
> v2:
>   dt-bindings: phy: qmp: Add output-clock-names
> 	Added Rob H's Ack
>
>   dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074
> 	Removed example
> 	Added IPQ8074 specific details
>
>   phy: qcom-qmp: Fix phy pipe clock name
> 	Added Vivek's Ack
>
>   phy: qcom-qmp: Handle unavailable registers
> 	No changes
>
>   phy: qcom-qmp: Add support for IPQ8074
> 	No changes
>
>   PCI: dwc: qcom: Use block IP version for operations
> 	Added new patch to use block IP version instead of v1, v2...
>
>   dt-bindings: pci: qcom: Add support for IPQ8074
> 	Removed example
> 	Added IPQ8074 specific details
>
>   PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
> 	Incorporated Bjorn's feedback:-
> 	 - Removed reset names, helper function to assert/deassert, helper
> 	   function to R/M/W register.
> 	 - Renamed sys_noc clock as iface clock
> 	 - Added deinit if phy power on fails
>
> v1:
> Add definitions required to enable QMP phy support for IPQ8074.
>
> Add support for the IPQ8074 PCIe controller.  IPQ8074 supports
> Gen 1/2, one lane, two PCIe root complex with support for MSI and
> legacy interrupts, and it conforms to PCI Express Base 2.1
> specification.
>
> Varadarajan Narayanan (3):
>   PCI: dwc: qcom: Use block IP version for operations
>   dt-bindings: pci: qcom: Add support for IPQ8074
>   PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
>
>  .../devicetree/bindings/pci/qcom,pcie.txt          |  23 ++
>  drivers/pci/dwc/pcie-qcom.c                        | 346 +++++++++++++++++----
>  2 files changed, 302 insertions(+), 67 deletions(-)
>
> --
> QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
>

--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

WARNING: multiple messages have this Message-ID (diff)
From: Varadarajan Narayanan <varada@codeaurora.org>
To: bhelgaas@google.com, robh+dt@kernel.org, mark.rutland@arm.com,
	svarbanov@mm-sol.com, kishon@ti.com, sboyd@codeaurora.org,
	vivek.gautam@codeaurora.org, fengguang.wu@intel.com,
	weiyongjun1@huawei.com, linux-pci@vger.kernel.org,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
	linux-arm-msm@vger.kernel.org
Subject: Re: [PATCH v9 0/3] Add support for IPQ8074 PCIe phy and controller
Date: Fri, 18 Aug 2017 14:40:51 +0530	[thread overview]
Message-ID: <20170818091050.GA8756@codeaurora.org> (raw)
In-Reply-To: <1503041393-19593-1-git-send-email-varada@codeaurora.org>

On Fri, Aug 18, 2017 at 12:59:50PM +0530, Varadarajan Narayanan wrote:
> v9:
>   Incorporate Stanimir's feedback for
> 	PCI: dwc: qcom: Add support for IPQ8074 PCIe controller

Forgot to mention that the patches were rebased against
Bjorn's pci.git/next.

Thanks
Varada

>   Add Stanimir's Ack for
> 	PCI: dwc: qcom: Use block IP version for operations
> 	PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
>
>   Add Rob's Ack for
> 	dt-bindings: pci: qcom: Add support for IPQ8074
>
> v8:
>   Incorporate Stanimir's feedback for
> 	PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
>
> v7:
>   Skip PHY patches as they are already included by Kishon
>
>   Incorporate Stanimir's feedback for the below patches
> 	PCI: dwc: qcom: Use block IP version for operations
> 	PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
>
> v6:
>   Added 'Reviewed-by: Vivek Gautam <vivek.gautam@codeaurora.org>' and fixed
>   white space issues as mentioned by Vivek.
> 	phy: qcom-qmp: Fix phy pipe clock name
> 	dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074
>
> v5:
>   dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074
>         Renamed phy_phy clock as common clock
>
>   phy: qcom-qmp: Fix phy pipe clock name
>         Moved the DT get into the registering function
>
>   phy: qcom-qmp: Add support for IPQ8074
>         Place the IPQ8074 related structs similar to existing SoC.
>         Renamed phy_phy clock as common clock
> v4:
>   phy: qcom-qmp: Fix phy pipe clock name
> 	Based on Vivek's comments, return failure only for
> 	PCI/USB type of phys.
> 	Removed Ack.
>
>   phy: qcom-qmp: Handle unavailable registers
> 	Removed this patch.
> 	Incorrectly used a block of code that is not applicable
> 	to IPQ8074, hence had to avoid an "unavailable" register.
> 	Since that is addressed using 'has_phy_com_ctrl' this
> 	patch is not needed.
>
>   phy: qcom-qmp: Add support for IPQ8074
> 	Set 'has_phy_com_ctrl' to false
> 	Remove ipq8074_pciephy_regs_layout
>
> v3:
>   PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
> 	Incoporate Stan's feedback:-
> 	 - Add SoC Wrapper and Synopsys Core IP versions
>
> v2:
>   dt-bindings: phy: qmp: Add output-clock-names
> 	Added Rob H's Ack
>
>   dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074
> 	Removed example
> 	Added IPQ8074 specific details
>
>   phy: qcom-qmp: Fix phy pipe clock name
> 	Added Vivek's Ack
>
>   phy: qcom-qmp: Handle unavailable registers
> 	No changes
>
>   phy: qcom-qmp: Add support for IPQ8074
> 	No changes
>
>   PCI: dwc: qcom: Use block IP version for operations
> 	Added new patch to use block IP version instead of v1, v2...
>
>   dt-bindings: pci: qcom: Add support for IPQ8074
> 	Removed example
> 	Added IPQ8074 specific details
>
>   PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
> 	Incorporated Bjorn's feedback:-
> 	 - Removed reset names, helper function to assert/deassert, helper
> 	   function to R/M/W register.
> 	 - Renamed sys_noc clock as iface clock
> 	 - Added deinit if phy power on fails
>
> v1:
> Add definitions required to enable QMP phy support for IPQ8074.
>
> Add support for the IPQ8074 PCIe controller.  IPQ8074 supports
> Gen 1/2, one lane, two PCIe root complex with support for MSI and
> legacy interrupts, and it conforms to PCI Express Base 2.1
> specification.
>
> Varadarajan Narayanan (3):
>   PCI: dwc: qcom: Use block IP version for operations
>   dt-bindings: pci: qcom: Add support for IPQ8074
>   PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
>
>  .../devicetree/bindings/pci/qcom,pcie.txt          |  23 ++
>  drivers/pci/dwc/pcie-qcom.c                        | 346 +++++++++++++++++----
>  2 files changed, 302 insertions(+), 67 deletions(-)
>
> --
> QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
>

--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation

  parent reply	other threads:[~2017-08-18  9:10 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-08-18  7:29 [PATCH v9 0/3] Add support for IPQ8074 PCIe phy and controller Varadarajan Narayanan
2017-08-18  7:29 ` [PATCH v9 1/3] PCI: dwc: qcom: Use block IP version for operations Varadarajan Narayanan
2017-08-18  7:29 ` [PATCH v9 2/3] dt-bindings: pci: qcom: Add support for IPQ8074 Varadarajan Narayanan
2017-08-18  7:29 ` [PATCH v9 3/3] PCI: dwc: qcom: Add support for IPQ8074 PCIe controller Varadarajan Narayanan
     [not found] ` <1503041393-19593-1-git-send-email-varada-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2017-08-18  9:10   ` Varadarajan Narayanan [this message]
2017-08-18  9:10     ` [PATCH v9 0/3] Add support for IPQ8074 PCIe phy and controller Varadarajan Narayanan
2017-08-24 16:21   ` Bjorn Helgaas
2017-08-24 16:21     ` Bjorn Helgaas

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20170818091050.GA8756@codeaurora.org \
    --to=varada-sgv2jx0feol9jmxxk+q4oq@public.gmane.org \
    --cc=bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org \
    --cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=fengguang.wu-ral2JQCrhuEAvxtiuMwx3w@public.gmane.org \
    --cc=kishon-l0cyMroinI0@public.gmane.org \
    --cc=linux-arm-msm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=mark.rutland-5wv7dgnIgG8@public.gmane.org \
    --cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
    --cc=sboyd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org \
    --cc=svarbanov-NEYub+7Iv8PQT0dZR+AlfA@public.gmane.org \
    --cc=vivek.gautam-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org \
    --cc=weiyongjun1-hv44wF8Li93QT0dZR+AlfA@public.gmane.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.