All of lore.kernel.org
 help / color / mirror / Atom feed
From: David Gibson <david@gibson.dropbear.id.au>
To: "Philippe Mathieu-Daudé" <f4bug@amsat.org>
Cc: "Marc-André Lureau" <marcandre.lureau@gmail.com>,
	"Markus Armbruster" <armbru@redhat.com>,
	"Eric Blake" <eblake@redhat.com>,
	"Alexander Graf" <agraf@suse.de>,
	"Marc-André Lureau" <marcandre.lureau@redhat.com>,
	qemu-devel@nongnu.org, "Kevin Wolf" <kwolf@redhat.com>,
	"qemu trival" <qemu-trivial@nongnu.org>,
	qemu-ppc@nongnu.org
Subject: Re: [Qemu-trivial] [PATCH 58/88] ppc4xx: use g_new() family of functions
Date: Sat, 7 Oct 2017 16:15:35 +1100	[thread overview]
Message-ID: <20171007051535.GG10050@umbus.fritz.box> (raw)
In-Reply-To: <20171006235023.11952-59-f4bug@amsat.org>

[-- Attachment #1: Type: text/plain, Size: 8254 bytes --]

On Fri, Oct 06, 2017 at 08:49:53PM -0300, Philippe Mathieu-Daudé wrote:
> From: Marc-André Lureau <marcandre.lureau@redhat.com>
> 
> Signed-off-by: Marc-André Lureau <marcandre.lureau@redhat.com>
> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
> [PMD: added more changes in hw/ppc/ppc405_uc.c and hw/ppc/ppc4xx_devs.c]

Acked-by: David Gibson <david@gibson.dropbear.id.au>

> ---
>  hw/ppc/ppc405_boards.c |  4 ++--
>  hw/ppc/ppc405_uc.c     | 24 ++++++++++++------------
>  hw/ppc/ppc440_bamboo.c |  2 +-
>  hw/ppc/ppc4xx_devs.c   |  6 +++---
>  4 files changed, 18 insertions(+), 18 deletions(-)
> 
> diff --git a/hw/ppc/ppc405_boards.c b/hw/ppc/ppc405_boards.c
> index e92db2c66a..a812985baa 100644
> --- a/hw/ppc/ppc405_boards.c
> +++ b/hw/ppc/ppc405_boards.c
> @@ -169,7 +169,7 @@ static void ref405ep_fpga_init(MemoryRegion *sysmem, uint32_t base)
>      ref405ep_fpga_t *fpga;
>      MemoryRegion *fpga_memory = g_new(MemoryRegion, 1);
>  
> -    fpga = g_malloc0(sizeof(ref405ep_fpga_t));
> +    fpga = g_new0(ref405ep_fpga_t, 1);
>      memory_region_init_io(fpga_memory, NULL, &ref405ep_fpga_ops, fpga,
>                            "fpga", 0x00000100);
>      memory_region_add_subregion(sysmem, base, fpga_memory);
> @@ -472,7 +472,7 @@ static void taihu_cpld_init(MemoryRegion *sysmem, uint32_t base)
>      taihu_cpld_t *cpld;
>      MemoryRegion *cpld_memory = g_new(MemoryRegion, 1);
>  
> -    cpld = g_malloc0(sizeof(taihu_cpld_t));
> +    cpld = g_new0(taihu_cpld_t, 1);
>      memory_region_init_io(cpld_memory, NULL, &taihu_cpld_ops, cpld, "cpld", 0x100);
>      memory_region_add_subregion(sysmem, base, cpld_memory);
>      qemu_register_reset(&taihu_cpld_reset, cpld);
> diff --git a/hw/ppc/ppc405_uc.c b/hw/ppc/ppc405_uc.c
> index 8e58065f5f..02ab2a24ff 100644
> --- a/hw/ppc/ppc405_uc.c
> +++ b/hw/ppc/ppc405_uc.c
> @@ -181,7 +181,7 @@ void ppc4xx_plb_init(CPUPPCState *env)
>  {
>      ppc4xx_plb_t *plb;
>  
> -    plb = g_malloc0(sizeof(ppc4xx_plb_t));
> +    plb = g_new0(ppc4xx_plb_t, 1);
>      ppc_dcr_register(env, PLB3A0_ACR, plb, &dcr_read_plb, &dcr_write_plb);
>      ppc_dcr_register(env, PLB4A0_ACR, plb, &dcr_read_plb, &dcr_write_plb);
>      ppc_dcr_register(env, PLB0_ACR, plb, &dcr_read_plb, &dcr_write_plb);
> @@ -266,7 +266,7 @@ static void ppc4xx_pob_init(CPUPPCState *env)
>  {
>      ppc4xx_pob_t *pob;
>  
> -    pob = g_malloc0(sizeof(ppc4xx_pob_t));
> +    pob = g_new0(ppc4xx_pob_t, 1);
>      ppc_dcr_register(env, POB0_BEAR, pob, &dcr_read_pob, &dcr_write_pob);
>      ppc_dcr_register(env, POB0_BESR0, pob, &dcr_read_pob, &dcr_write_pob);
>      ppc_dcr_register(env, POB0_BESR1, pob, &dcr_read_pob, &dcr_write_pob);
> @@ -397,7 +397,7 @@ static void ppc4xx_opba_init(hwaddr base)
>  {
>      ppc4xx_opba_t *opba;
>  
> -    opba = g_malloc0(sizeof(ppc4xx_opba_t));
> +    opba = g_new0(ppc4xx_opba_t, 1);
>  #ifdef DEBUG_OPBA
>      printf("%s: offset " TARGET_FMT_plx "\n", __func__, base);
>  #endif
> @@ -595,7 +595,7 @@ void ppc405_ebc_init(CPUPPCState *env)
>  {
>      ppc4xx_ebc_t *ebc;
>  
> -    ebc = g_malloc0(sizeof(ppc4xx_ebc_t));
> +    ebc = g_new0(ppc4xx_ebc_t, 1);
>      qemu_register_reset(&ebc_reset, ebc);
>      ppc_dcr_register(env, EBC0_CFGADDR,
>                       ebc, &dcr_read_ebc, &dcr_write_ebc);
> @@ -678,7 +678,7 @@ static void ppc405_dma_init(CPUPPCState *env, qemu_irq irqs[4])
>  {
>      ppc405_dma_t *dma;
>  
> -    dma = g_malloc0(sizeof(ppc405_dma_t));
> +    dma = g_new0(ppc405_dma_t, 1);
>      memcpy(dma->irqs, irqs, 4 * sizeof(qemu_irq));
>      qemu_register_reset(&ppc405_dma_reset, dma);
>      ppc_dcr_register(env, DMA0_CR0,
> @@ -819,7 +819,7 @@ static void ppc405_gpio_init(hwaddr base)
>  {
>      ppc405_gpio_t *gpio;
>  
> -    gpio = g_malloc0(sizeof(ppc405_gpio_t));
> +    gpio = g_new0(ppc405_gpio_t, 1);
>  #ifdef DEBUG_GPIO
>      printf("%s: offset " TARGET_FMT_plx "\n", __func__, base);
>  #endif
> @@ -981,7 +981,7 @@ static void ppc405_ocm_init(CPUPPCState *env)
>  {
>      ppc405_ocm_t *ocm;
>  
> -    ocm = g_malloc0(sizeof(ppc405_ocm_t));
> +    ocm = g_new0(ppc405_ocm_t, 1);
>      /* XXX: Size is 4096 or 0x04000000 */
>      memory_region_init_ram(&ocm->isarc_ram, NULL, "ppc405.ocm", 4096,
>                             &error_fatal);
> @@ -1264,7 +1264,7 @@ static void ppc4xx_gpt_init(hwaddr base, qemu_irq irqs[5])
>      ppc4xx_gpt_t *gpt;
>      int i;
>  
> -    gpt = g_malloc0(sizeof(ppc4xx_gpt_t));
> +    gpt = g_new0(ppc4xx_gpt_t, 1);
>      for (i = 0; i < 5; i++) {
>          gpt->irqs[i] = irqs[i];
>      }
> @@ -1590,7 +1590,7 @@ static void ppc405cr_cpc_init (CPUPPCState *env, clk_setup_t clk_setup[7],
>  {
>      ppc405cr_cpc_t *cpc;
>  
> -    cpc = g_malloc0(sizeof(ppc405cr_cpc_t));
> +    cpc = g_new0(ppc405cr_cpc_t, 1);
>      memcpy(cpc->clk_setup, clk_setup,
>             PPC405CR_CLK_NB * sizeof(clk_setup_t));
>      cpc->sysclk = sysclk;
> @@ -1640,7 +1640,7 @@ CPUPPCState *ppc405cr_init(MemoryRegion *address_space_mem,
>      /* OBP arbitrer */
>      ppc4xx_opba_init(0xef600600);
>      /* Universal interrupt controller */
> -    irqs = g_malloc0(sizeof(qemu_irq) * PPCUIC_OUTPUT_NB);
> +    irqs = g_new0(qemu_irq, PPCUIC_OUTPUT_NB);
>      irqs[PPCUIC_OUTPUT_INT] =
>          ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_INT];
>      irqs[PPCUIC_OUTPUT_CINT] =
> @@ -1934,7 +1934,7 @@ static void ppc405ep_cpc_init (CPUPPCState *env, clk_setup_t clk_setup[8],
>  {
>      ppc405ep_cpc_t *cpc;
>  
> -    cpc = g_malloc0(sizeof(ppc405ep_cpc_t));
> +    cpc = g_new0(ppc405ep_cpc_t, 1);
>      memcpy(cpc->clk_setup, clk_setup,
>             PPC405EP_CLK_NB * sizeof(clk_setup_t));
>      cpc->jtagid = 0x20267049;
> @@ -1997,7 +1997,7 @@ CPUPPCState *ppc405ep_init(MemoryRegion *address_space_mem,
>      /* Initialize timers */
>      ppc_booke_timers_init(cpu, sysclk, 0);
>      /* Universal interrupt controller */
> -    irqs = g_malloc0(sizeof(qemu_irq) * PPCUIC_OUTPUT_NB);
> +    irqs = g_new0(qemu_irq, PPCUIC_OUTPUT_NB);
>      irqs[PPCUIC_OUTPUT_INT] =
>          ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_INT];
>      irqs[PPCUIC_OUTPUT_CINT] =
> diff --git a/hw/ppc/ppc440_bamboo.c b/hw/ppc/ppc440_bamboo.c
> index f92d47f28d..f55071abaf 100644
> --- a/hw/ppc/ppc440_bamboo.c
> +++ b/hw/ppc/ppc440_bamboo.c
> @@ -200,7 +200,7 @@ static void bamboo_init(MachineState *machine)
>      ppc_dcr_init(env, NULL, NULL);
>  
>      /* interrupt controller */
> -    irqs = g_malloc0(sizeof(qemu_irq) * PPCUIC_OUTPUT_NB);
> +    irqs = g_new0(qemu_irq, PPCUIC_OUTPUT_NB);
>      irqs[PPCUIC_OUTPUT_INT] = ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_INT];
>      irqs[PPCUIC_OUTPUT_CINT] = ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_CINT];
>      pic = ppcuic_init(env, irqs, 0x0C0, 0, 1);
> diff --git a/hw/ppc/ppc4xx_devs.c b/hw/ppc/ppc4xx_devs.c
> index 6d7f7857fe..a5ea8f8a63 100644
> --- a/hw/ppc/ppc4xx_devs.c
> +++ b/hw/ppc/ppc4xx_devs.c
> @@ -300,7 +300,7 @@ qemu_irq *ppcuic_init (CPUPPCState *env, qemu_irq *irqs,
>      ppcuic_t *uic;
>      int i;
>  
> -    uic = g_malloc0(sizeof(ppcuic_t));
> +    uic = g_new0(ppcuic_t, 1);
>      uic->dcr_base = dcr_base;
>      uic->irqs = irqs;
>      if (has_vr)
> @@ -648,7 +648,7 @@ void ppc4xx_sdram_init (CPUPPCState *env, qemu_irq irq, int nbanks,
>  {
>      ppc4xx_sdram_t *sdram;
>  
> -    sdram = g_malloc0(sizeof(ppc4xx_sdram_t));
> +    sdram = g_new0(ppc4xx_sdram_t, 1);
>      sdram->irq = irq;
>      sdram->nbanks = nbanks;
>      sdram->ram_memories = ram_memories;
> @@ -911,7 +911,7 @@ void ppc4xx_mal_init(CPUPPCState *env, uint8_t txcnum, uint8_t rxcnum,
>      int i;
>  
>      assert(txcnum <= 32 && rxcnum <= 32);
> -    mal = g_malloc0(sizeof(*mal));
> +    mal = g_new0(ppc4xx_mal_t, 1);
>      mal->txcnum = txcnum;
>      mal->rxcnum = rxcnum;
>      mal->txctpr = g_new0(uint32_t, txcnum);

-- 
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

WARNING: multiple messages have this Message-ID (diff)
From: David Gibson <david@gibson.dropbear.id.au>
To: "Philippe Mathieu-Daudé" <f4bug@amsat.org>
Cc: "Marc-André Lureau" <marcandre.lureau@gmail.com>,
	"Markus Armbruster" <armbru@redhat.com>,
	"Eric Blake" <eblake@redhat.com>,
	"Alexander Graf" <agraf@suse.de>,
	"Marc-André Lureau" <marcandre.lureau@redhat.com>,
	qemu-devel@nongnu.org, "Kevin Wolf" <kwolf@redhat.com>,
	"qemu trival" <qemu-trivial@nongnu.org>,
	qemu-ppc@nongnu.org
Subject: Re: [Qemu-devel] [PATCH 58/88] ppc4xx: use g_new() family of functions
Date: Sat, 7 Oct 2017 16:15:35 +1100	[thread overview]
Message-ID: <20171007051535.GG10050@umbus.fritz.box> (raw)
In-Reply-To: <20171006235023.11952-59-f4bug@amsat.org>

[-- Attachment #1: Type: text/plain, Size: 8254 bytes --]

On Fri, Oct 06, 2017 at 08:49:53PM -0300, Philippe Mathieu-Daudé wrote:
> From: Marc-André Lureau <marcandre.lureau@redhat.com>
> 
> Signed-off-by: Marc-André Lureau <marcandre.lureau@redhat.com>
> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
> [PMD: added more changes in hw/ppc/ppc405_uc.c and hw/ppc/ppc4xx_devs.c]

Acked-by: David Gibson <david@gibson.dropbear.id.au>

> ---
>  hw/ppc/ppc405_boards.c |  4 ++--
>  hw/ppc/ppc405_uc.c     | 24 ++++++++++++------------
>  hw/ppc/ppc440_bamboo.c |  2 +-
>  hw/ppc/ppc4xx_devs.c   |  6 +++---
>  4 files changed, 18 insertions(+), 18 deletions(-)
> 
> diff --git a/hw/ppc/ppc405_boards.c b/hw/ppc/ppc405_boards.c
> index e92db2c66a..a812985baa 100644
> --- a/hw/ppc/ppc405_boards.c
> +++ b/hw/ppc/ppc405_boards.c
> @@ -169,7 +169,7 @@ static void ref405ep_fpga_init(MemoryRegion *sysmem, uint32_t base)
>      ref405ep_fpga_t *fpga;
>      MemoryRegion *fpga_memory = g_new(MemoryRegion, 1);
>  
> -    fpga = g_malloc0(sizeof(ref405ep_fpga_t));
> +    fpga = g_new0(ref405ep_fpga_t, 1);
>      memory_region_init_io(fpga_memory, NULL, &ref405ep_fpga_ops, fpga,
>                            "fpga", 0x00000100);
>      memory_region_add_subregion(sysmem, base, fpga_memory);
> @@ -472,7 +472,7 @@ static void taihu_cpld_init(MemoryRegion *sysmem, uint32_t base)
>      taihu_cpld_t *cpld;
>      MemoryRegion *cpld_memory = g_new(MemoryRegion, 1);
>  
> -    cpld = g_malloc0(sizeof(taihu_cpld_t));
> +    cpld = g_new0(taihu_cpld_t, 1);
>      memory_region_init_io(cpld_memory, NULL, &taihu_cpld_ops, cpld, "cpld", 0x100);
>      memory_region_add_subregion(sysmem, base, cpld_memory);
>      qemu_register_reset(&taihu_cpld_reset, cpld);
> diff --git a/hw/ppc/ppc405_uc.c b/hw/ppc/ppc405_uc.c
> index 8e58065f5f..02ab2a24ff 100644
> --- a/hw/ppc/ppc405_uc.c
> +++ b/hw/ppc/ppc405_uc.c
> @@ -181,7 +181,7 @@ void ppc4xx_plb_init(CPUPPCState *env)
>  {
>      ppc4xx_plb_t *plb;
>  
> -    plb = g_malloc0(sizeof(ppc4xx_plb_t));
> +    plb = g_new0(ppc4xx_plb_t, 1);
>      ppc_dcr_register(env, PLB3A0_ACR, plb, &dcr_read_plb, &dcr_write_plb);
>      ppc_dcr_register(env, PLB4A0_ACR, plb, &dcr_read_plb, &dcr_write_plb);
>      ppc_dcr_register(env, PLB0_ACR, plb, &dcr_read_plb, &dcr_write_plb);
> @@ -266,7 +266,7 @@ static void ppc4xx_pob_init(CPUPPCState *env)
>  {
>      ppc4xx_pob_t *pob;
>  
> -    pob = g_malloc0(sizeof(ppc4xx_pob_t));
> +    pob = g_new0(ppc4xx_pob_t, 1);
>      ppc_dcr_register(env, POB0_BEAR, pob, &dcr_read_pob, &dcr_write_pob);
>      ppc_dcr_register(env, POB0_BESR0, pob, &dcr_read_pob, &dcr_write_pob);
>      ppc_dcr_register(env, POB0_BESR1, pob, &dcr_read_pob, &dcr_write_pob);
> @@ -397,7 +397,7 @@ static void ppc4xx_opba_init(hwaddr base)
>  {
>      ppc4xx_opba_t *opba;
>  
> -    opba = g_malloc0(sizeof(ppc4xx_opba_t));
> +    opba = g_new0(ppc4xx_opba_t, 1);
>  #ifdef DEBUG_OPBA
>      printf("%s: offset " TARGET_FMT_plx "\n", __func__, base);
>  #endif
> @@ -595,7 +595,7 @@ void ppc405_ebc_init(CPUPPCState *env)
>  {
>      ppc4xx_ebc_t *ebc;
>  
> -    ebc = g_malloc0(sizeof(ppc4xx_ebc_t));
> +    ebc = g_new0(ppc4xx_ebc_t, 1);
>      qemu_register_reset(&ebc_reset, ebc);
>      ppc_dcr_register(env, EBC0_CFGADDR,
>                       ebc, &dcr_read_ebc, &dcr_write_ebc);
> @@ -678,7 +678,7 @@ static void ppc405_dma_init(CPUPPCState *env, qemu_irq irqs[4])
>  {
>      ppc405_dma_t *dma;
>  
> -    dma = g_malloc0(sizeof(ppc405_dma_t));
> +    dma = g_new0(ppc405_dma_t, 1);
>      memcpy(dma->irqs, irqs, 4 * sizeof(qemu_irq));
>      qemu_register_reset(&ppc405_dma_reset, dma);
>      ppc_dcr_register(env, DMA0_CR0,
> @@ -819,7 +819,7 @@ static void ppc405_gpio_init(hwaddr base)
>  {
>      ppc405_gpio_t *gpio;
>  
> -    gpio = g_malloc0(sizeof(ppc405_gpio_t));
> +    gpio = g_new0(ppc405_gpio_t, 1);
>  #ifdef DEBUG_GPIO
>      printf("%s: offset " TARGET_FMT_plx "\n", __func__, base);
>  #endif
> @@ -981,7 +981,7 @@ static void ppc405_ocm_init(CPUPPCState *env)
>  {
>      ppc405_ocm_t *ocm;
>  
> -    ocm = g_malloc0(sizeof(ppc405_ocm_t));
> +    ocm = g_new0(ppc405_ocm_t, 1);
>      /* XXX: Size is 4096 or 0x04000000 */
>      memory_region_init_ram(&ocm->isarc_ram, NULL, "ppc405.ocm", 4096,
>                             &error_fatal);
> @@ -1264,7 +1264,7 @@ static void ppc4xx_gpt_init(hwaddr base, qemu_irq irqs[5])
>      ppc4xx_gpt_t *gpt;
>      int i;
>  
> -    gpt = g_malloc0(sizeof(ppc4xx_gpt_t));
> +    gpt = g_new0(ppc4xx_gpt_t, 1);
>      for (i = 0; i < 5; i++) {
>          gpt->irqs[i] = irqs[i];
>      }
> @@ -1590,7 +1590,7 @@ static void ppc405cr_cpc_init (CPUPPCState *env, clk_setup_t clk_setup[7],
>  {
>      ppc405cr_cpc_t *cpc;
>  
> -    cpc = g_malloc0(sizeof(ppc405cr_cpc_t));
> +    cpc = g_new0(ppc405cr_cpc_t, 1);
>      memcpy(cpc->clk_setup, clk_setup,
>             PPC405CR_CLK_NB * sizeof(clk_setup_t));
>      cpc->sysclk = sysclk;
> @@ -1640,7 +1640,7 @@ CPUPPCState *ppc405cr_init(MemoryRegion *address_space_mem,
>      /* OBP arbitrer */
>      ppc4xx_opba_init(0xef600600);
>      /* Universal interrupt controller */
> -    irqs = g_malloc0(sizeof(qemu_irq) * PPCUIC_OUTPUT_NB);
> +    irqs = g_new0(qemu_irq, PPCUIC_OUTPUT_NB);
>      irqs[PPCUIC_OUTPUT_INT] =
>          ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_INT];
>      irqs[PPCUIC_OUTPUT_CINT] =
> @@ -1934,7 +1934,7 @@ static void ppc405ep_cpc_init (CPUPPCState *env, clk_setup_t clk_setup[8],
>  {
>      ppc405ep_cpc_t *cpc;
>  
> -    cpc = g_malloc0(sizeof(ppc405ep_cpc_t));
> +    cpc = g_new0(ppc405ep_cpc_t, 1);
>      memcpy(cpc->clk_setup, clk_setup,
>             PPC405EP_CLK_NB * sizeof(clk_setup_t));
>      cpc->jtagid = 0x20267049;
> @@ -1997,7 +1997,7 @@ CPUPPCState *ppc405ep_init(MemoryRegion *address_space_mem,
>      /* Initialize timers */
>      ppc_booke_timers_init(cpu, sysclk, 0);
>      /* Universal interrupt controller */
> -    irqs = g_malloc0(sizeof(qemu_irq) * PPCUIC_OUTPUT_NB);
> +    irqs = g_new0(qemu_irq, PPCUIC_OUTPUT_NB);
>      irqs[PPCUIC_OUTPUT_INT] =
>          ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_INT];
>      irqs[PPCUIC_OUTPUT_CINT] =
> diff --git a/hw/ppc/ppc440_bamboo.c b/hw/ppc/ppc440_bamboo.c
> index f92d47f28d..f55071abaf 100644
> --- a/hw/ppc/ppc440_bamboo.c
> +++ b/hw/ppc/ppc440_bamboo.c
> @@ -200,7 +200,7 @@ static void bamboo_init(MachineState *machine)
>      ppc_dcr_init(env, NULL, NULL);
>  
>      /* interrupt controller */
> -    irqs = g_malloc0(sizeof(qemu_irq) * PPCUIC_OUTPUT_NB);
> +    irqs = g_new0(qemu_irq, PPCUIC_OUTPUT_NB);
>      irqs[PPCUIC_OUTPUT_INT] = ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_INT];
>      irqs[PPCUIC_OUTPUT_CINT] = ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_CINT];
>      pic = ppcuic_init(env, irqs, 0x0C0, 0, 1);
> diff --git a/hw/ppc/ppc4xx_devs.c b/hw/ppc/ppc4xx_devs.c
> index 6d7f7857fe..a5ea8f8a63 100644
> --- a/hw/ppc/ppc4xx_devs.c
> +++ b/hw/ppc/ppc4xx_devs.c
> @@ -300,7 +300,7 @@ qemu_irq *ppcuic_init (CPUPPCState *env, qemu_irq *irqs,
>      ppcuic_t *uic;
>      int i;
>  
> -    uic = g_malloc0(sizeof(ppcuic_t));
> +    uic = g_new0(ppcuic_t, 1);
>      uic->dcr_base = dcr_base;
>      uic->irqs = irqs;
>      if (has_vr)
> @@ -648,7 +648,7 @@ void ppc4xx_sdram_init (CPUPPCState *env, qemu_irq irq, int nbanks,
>  {
>      ppc4xx_sdram_t *sdram;
>  
> -    sdram = g_malloc0(sizeof(ppc4xx_sdram_t));
> +    sdram = g_new0(ppc4xx_sdram_t, 1);
>      sdram->irq = irq;
>      sdram->nbanks = nbanks;
>      sdram->ram_memories = ram_memories;
> @@ -911,7 +911,7 @@ void ppc4xx_mal_init(CPUPPCState *env, uint8_t txcnum, uint8_t rxcnum,
>      int i;
>  
>      assert(txcnum <= 32 && rxcnum <= 32);
> -    mal = g_malloc0(sizeof(*mal));
> +    mal = g_new0(ppc4xx_mal_t, 1);
>      mal->txcnum = txcnum;
>      mal->rxcnum = rxcnum;
>      mal->txctpr = g_new0(uint32_t, txcnum);

-- 
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

  reply	other threads:[~2017-10-07  5:19 UTC|newest]

Thread overview: 269+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-10-06 23:48 [Qemu-trivial] [PATCH 00/88] use g_new() family of functions Philippe Mathieu-Daudé
2017-10-06 23:48 ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:48 ` [Qemu-trivial] [PATCH 01/88] cocci: script to use g_new() & friends Philippe Mathieu-Daudé
2017-10-06 23:48   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09  7:24   ` [Qemu-trivial] " Markus Armbruster
2017-10-09  7:24     ` Markus Armbruster
2017-11-02  4:16     ` [Qemu-trivial] " Philippe Mathieu-Daudé
2017-11-02  4:16       ` Philippe Mathieu-Daudé
2017-10-06 23:48 ` [Qemu-trivial] [PATCH 02/88] cocci: add more g_new() transformations Philippe Mathieu-Daudé
2017-10-06 23:48   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09  7:28   ` [Qemu-trivial] " Markus Armbruster
2017-10-09  7:28     ` Markus Armbruster
2017-10-06 23:48 ` [Qemu-trivial] [PATCH 03/88] cocci: extract typeof() from g_new() Philippe Mathieu-Daudé
2017-10-06 23:48   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:48 ` [Qemu-trivial] [PATCH 04/88] cocci: avoid use of g_new0() Philippe Mathieu-Daudé
2017-10-06 23:48   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  3:41   ` [Qemu-trivial] " Philippe Mathieu-Daudé
2017-10-07  3:41     ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 05/88] cocci: use g_strfreev() Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 06/88] ARM: use g_new() family of functions Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-arm] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 07/88] Audio: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 08/88] BT: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 09/88] Bootdevice: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 10/88] Character devices: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 11/88] Cryptodev Backends: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 12/88] backends/hostmem: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 13/88] Dirty Bitmaps: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07 15:45   ` [Qemu-trivial] " John Snow
2017-10-07 15:45     ` John Snow
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 14/88] ui/vnc: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 15/88] ui/spice: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 16/88] Main loop: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 17/88] Memory API: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 18/88] memory: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 19/88] exec: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 20/88] Migration: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07 10:15   ` [Qemu-trivial] " Juan Quintela
2017-10-07 10:15     ` [Qemu-devel] " Juan Quintela
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 21/88] NBD: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09 17:55   ` [Qemu-trivial] " Eric Blake
2017-10-09 17:55     ` [Qemu-devel] " Eric Blake
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 22/88] LM32: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 23/88] M68K: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  5:51   ` [Qemu-trivial] " Thomas Huth
2017-10-07  5:51     ` [Qemu-devel] " Thomas Huth
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 24/88] MIPS: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 25/88] OpenRISC: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  0:15   ` [Qemu-trivial] " Stafford Horne
2017-10-07  0:15     ` [Qemu-devel] " Stafford Horne
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 26/88] S390: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09  9:36   ` [Qemu-trivial] " Cornelia Huck
2017-10-09  9:36     ` [Qemu-devel] " Cornelia Huck
2017-10-10 13:25   ` [Qemu-trivial] " Cornelia Huck
2017-10-10 13:25     ` [Qemu-devel] " Cornelia Huck
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 27/88] SH4: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 28/88] disas: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 29/88] SPARC: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 30/88] QEMU Guest Agent: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 31/88] QMP: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09  7:38   ` [Qemu-trivial] " Markus Armbruster
2017-10-09  7:38     ` Markus Armbruster
2017-10-09  8:11     ` [Qemu-trivial] " Dr. David Alan Gilbert
2017-10-09  8:11       ` Dr. David Alan Gilbert
2017-10-09 18:04       ` [Qemu-trivial] " Eric Blake
2017-10-09 18:04         ` Eric Blake
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 32/88] QObject: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 33/88] qom: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 34/88] qapi: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09 17:59   ` [Qemu-trivial] " Eric Blake
2017-10-09 17:59     ` [Qemu-devel] " Eric Blake
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 35/88] Record/replay: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 36/88] SLIRP: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-08 22:20   ` [Qemu-trivial] " Samuel Thibault
2017-10-08 22:20     ` [Qemu-devel] " Samuel Thibault
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 37/88] TCG: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 38/88] VFIO: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 39/88] hw/i386: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 40/88] hw/xen: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-10 15:55   ` [Qemu-trivial] " Anthony PERARD
2017-10-10 15:55     ` [Qemu-devel] " Anthony PERARD
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 41/88] target/i386: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 42/88] XTFPGA: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 43/88] hw/core: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 44/88] hw/core/loader: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-10  0:03   ` [Qemu-trivial] " Alistair Francis
2017-10-10  0:03     ` Alistair Francis
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 45/88] hw/display: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-arm] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 46/88] hw/display/vga: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 47/88] hw/i2c: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 48/88] hw/input: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 49/88] hw/misc: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09 14:21   ` [Qemu-trivial] " Gabriel L. Somlo
2017-10-09 14:21     ` [Qemu-devel] " Gabriel L. Somlo
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 50/88] ivshmem: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 51/88] hw/timer: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  0:46   ` [Qemu-trivial] " xiaoqiang zhao
2017-10-07  0:46     ` xiaoqiang zhao
2017-10-07  0:52   ` [Qemu-trivial] " xiaoqiang zhao
2017-10-07  0:52     ` xiaoqiang zhao
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 52/88] i.MX31: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-arm] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 53/88] iSCSI: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 54/88] KVM: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49   ` Philippe Mathieu-Daudé
2017-10-09 14:21   ` [Qemu-trivial] " Gabriel L. Somlo
2017-10-09 14:21     ` [Qemu-devel] " Gabriel L. Somlo
2017-10-09 14:21     ` Gabriel L. Somlo
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 55/88] PReP: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  4:38   ` [Qemu-trivial] " David Gibson
2017-10-07  4:38     ` [Qemu-devel] " David Gibson
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 56/88] PowerPC: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  4:39   ` [Qemu-trivial] " David Gibson
2017-10-07  4:39     ` [Qemu-devel] " David Gibson
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 57/88] ppc: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  4:40   ` [Qemu-trivial] " David Gibson
2017-10-07  4:40     ` [Qemu-devel] " David Gibson
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 58/88] ppc4xx: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  5:15   ` David Gibson [this message]
2017-10-07  5:15     ` David Gibson
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 59/88] ppce500: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  5:16   ` [Qemu-trivial] " David Gibson
2017-10-07  5:16     ` [Qemu-devel] " David Gibson
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 60/88] sPAPR: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 61/88] tests: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09  6:46   ` [Qemu-trivial] " Thomas Huth
2017-10-09  6:46     ` [Qemu-devel] " Thomas Huth
2017-10-09 16:36   ` [Qemu-trivial] " John Snow
2017-10-09 16:36     ` [Qemu-devel] " John Snow
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 62/88] user: " Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 63/88] bsd-user/syscall: fix a memory leak on EFAULT, use g_new() Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  8:48   ` [Qemu-trivial] " Kamil Rytarowski
2017-10-07  8:48     ` [Qemu-devel] " Kamil Rytarowski
2017-11-06 19:06   ` Philippe Mathieu-Daudé
2017-11-06 19:06     ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:49 ` [Qemu-trivial] [PATCH 64/88] user: use g_strfreev() Philippe Mathieu-Daudé
2017-10-06 23:49   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 65/88] util: use g_new() family of functions Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 66/88] util/qemu-thread-win32: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  6:47   ` [Qemu-trivial] " Stefan Weil
2017-10-07  6:47     ` Stefan Weil
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 67/88] util/coroutine: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 68/88] virtio: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 69/88] virtio-9p: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07 12:51   ` [Qemu-trivial] " Greg Kurz
2017-10-07 12:51     ` [Qemu-devel] " Greg Kurz
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 70/88] block: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 71/88] block: avoid use of g_new0() Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  3:44   ` [Qemu-trivial] " Philippe Mathieu-Daudé
2017-10-07  3:44     ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 72/88] hw/block/nvme: use g_new() family of functions Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 73/88] hw/block/xen_disk: avoid use of g_new0() Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 74/88] balloon: use g_new() family of functions Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 75/88] decnumber: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 76/88] dma: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 77/88] dump: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09  9:38   ` [Qemu-trivial] " Cornelia Huck
2017-10-09  9:38     ` [Qemu-devel] " Cornelia Huck
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 78/88] gdb: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09  9:38   ` [Qemu-trivial] " Alex Bennée
2017-10-09  9:38     ` [Qemu-devel] " Alex Bennée
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 79/88] hmp: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 80/88] numa: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 81/88] hw/acpi: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09 15:42   ` [Qemu-trivial] " Ben Warren
2017-10-09 15:42     ` [Qemu-devel] " Ben Warren
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 82/88] hw/ipmi: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 83/88] hw/pci: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 84/88] hw/scsi: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 85/88] hw/usb: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 86/88] net/hub: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 87/88] hw/net/rocker: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-06 23:50 ` [Qemu-trivial] [PATCH 88/88] scripts/coverity-model: " Philippe Mathieu-Daudé
2017-10-06 23:50   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-09  6:46   ` [Qemu-trivial] " Markus Armbruster
2017-10-09  6:46     ` Markus Armbruster
2017-11-02  4:11     ` [Qemu-trivial] " Philippe Mathieu-Daudé
2017-11-02  4:11       ` Philippe Mathieu-Daudé
2017-10-07  0:04 ` [Qemu-trivial] [PATCH 00/88] " Philippe Mathieu-Daudé
2017-10-07  0:04   ` [Qemu-devel] " Philippe Mathieu-Daudé
2017-10-07  1:26 ` [Qemu-trivial] " no-reply
2017-10-07  1:26   ` no-reply
2017-10-07  1:27 ` [Qemu-trivial] " no-reply
2017-10-07  1:27   ` no-reply
2017-10-07 14:18 ` [Qemu-trivial] " Peter Maydell
2017-10-07 14:18   ` Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20171007051535.GG10050@umbus.fritz.box \
    --to=david@gibson.dropbear.id.au \
    --cc=agraf@suse.de \
    --cc=armbru@redhat.com \
    --cc=eblake@redhat.com \
    --cc=f4bug@amsat.org \
    --cc=kwolf@redhat.com \
    --cc=marcandre.lureau@gmail.com \
    --cc=marcandre.lureau@redhat.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-ppc@nongnu.org \
    --cc=qemu-trivial@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.