From: Aaron Lindsay <alindsay@codeaurora.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm <qemu-arm@nongnu.org>,
mspradli@codeaurora.org, QEMU Developers <qemu-devel@nongnu.org>
Subject: Re: [Qemu-arm] [PATCH 01/13] target/arm: A53: Initialize PMCEID[0]
Date: Mon, 9 Oct 2017 16:40:50 -0400 [thread overview]
Message-ID: <20171009204050.GC3676@codeaurora.org> (raw)
In-Reply-To: <CAFEAcA-18f=10NENHVpqmhobf2camcqxVaq8KzquCSkJGknoZQ@mail.gmail.com>
On Oct 09 19:19, Peter Maydell wrote:
> On 19 April 2017 at 18:41, Aaron Lindsay <alindsay@codeaurora.org> wrote:
> > A53 advertises ARM_FEATURE_PMU, but wasn't initializing pmceid[01]
> >
> > Signed-off-by: Aaron Lindsay <alindsay@codeaurora.org>
> > ---
> > target/arm/cpu.c | 2 +-
> > target/arm/cpu64.c | 2 ++
> > 2 files changed, 3 insertions(+), 1 deletion(-)
> >
> > diff --git a/target/arm/cpu.c b/target/arm/cpu.c
> > index 04b062c..921b028 100644
> > --- a/target/arm/cpu.c
> > +++ b/target/arm/cpu.c
> > @@ -1342,7 +1342,7 @@ static void cortex_a15_initfn(Object *obj)
> > cpu->id_pfr0 = 0x00001131;
> > cpu->id_pfr1 = 0x00011011;
> > cpu->id_dfr0 = 0x02010555;
> > - cpu->pmceid0 = 0x0000000;
> > + cpu->pmceid0 = 0x00000000;
> > cpu->pmceid1 = 0x00000000;
> > cpu->id_afr0 = 0x00000000;
> > cpu->id_mmfr0 = 0x10201105;
>
> This is A15 code, which the commit message doesn't say anything about.
> Fixing this code style nit should probably be a separate patch.
I'll split this off for the next version.
> > diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c
> > index 670c07a..7b1642e 100644
> > --- a/target/arm/cpu64.c
> > +++ b/target/arm/cpu64.c
> > @@ -198,6 +198,8 @@ static void aarch64_a53_initfn(Object *obj)
> > cpu->id_isar5 = 0x00011121;
> > cpu->id_aa64pfr0 = 0x00002222;
> > cpu->id_aa64dfr0 = 0x10305106;
> > + cpu->pmceid0 = 0x00000000;
> > + cpu->pmceid1 = 0x00000000;
> > cpu->id_aa64isar0 = 0x00011120;
> > cpu->id_aa64mmfr0 = 0x00001122; /* 40 bit physical addr */
> > cpu->dbgdidr = 0x3516d000;
>
> Does this actually make a difference? The field values should be 0
> anyway if the CPU-specific initfn doesn't set them to anything.
Perhaps not. I thought the omission was accidental since A15 and A57
both initialize them to zero (added in
4054bfa9e7986c9b7d2bf70f9e10af9647e376fc: "target-arm: Add the pmceid0
and pmceid1 registers")
-Aaron
--
Qualcomm Datacenter Technologies as an affiliate of Qualcomm Technologies, Inc.
Qualcomm Technologies, Inc. is a member of the
Code Aurora Forum, a Linux Foundation Collaborative Project.
WARNING: multiple messages have this Message-ID (diff)
From: Aaron Lindsay <alindsay@codeaurora.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm <qemu-arm@nongnu.org>,
QEMU Developers <qemu-devel@nongnu.org>,
mspradli@codeaurora.org
Subject: Re: [Qemu-devel] [PATCH 01/13] target/arm: A53: Initialize PMCEID[0]
Date: Mon, 9 Oct 2017 16:40:50 -0400 [thread overview]
Message-ID: <20171009204050.GC3676@codeaurora.org> (raw)
In-Reply-To: <CAFEAcA-18f=10NENHVpqmhobf2camcqxVaq8KzquCSkJGknoZQ@mail.gmail.com>
On Oct 09 19:19, Peter Maydell wrote:
> On 19 April 2017 at 18:41, Aaron Lindsay <alindsay@codeaurora.org> wrote:
> > A53 advertises ARM_FEATURE_PMU, but wasn't initializing pmceid[01]
> >
> > Signed-off-by: Aaron Lindsay <alindsay@codeaurora.org>
> > ---
> > target/arm/cpu.c | 2 +-
> > target/arm/cpu64.c | 2 ++
> > 2 files changed, 3 insertions(+), 1 deletion(-)
> >
> > diff --git a/target/arm/cpu.c b/target/arm/cpu.c
> > index 04b062c..921b028 100644
> > --- a/target/arm/cpu.c
> > +++ b/target/arm/cpu.c
> > @@ -1342,7 +1342,7 @@ static void cortex_a15_initfn(Object *obj)
> > cpu->id_pfr0 = 0x00001131;
> > cpu->id_pfr1 = 0x00011011;
> > cpu->id_dfr0 = 0x02010555;
> > - cpu->pmceid0 = 0x0000000;
> > + cpu->pmceid0 = 0x00000000;
> > cpu->pmceid1 = 0x00000000;
> > cpu->id_afr0 = 0x00000000;
> > cpu->id_mmfr0 = 0x10201105;
>
> This is A15 code, which the commit message doesn't say anything about.
> Fixing this code style nit should probably be a separate patch.
I'll split this off for the next version.
> > diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c
> > index 670c07a..7b1642e 100644
> > --- a/target/arm/cpu64.c
> > +++ b/target/arm/cpu64.c
> > @@ -198,6 +198,8 @@ static void aarch64_a53_initfn(Object *obj)
> > cpu->id_isar5 = 0x00011121;
> > cpu->id_aa64pfr0 = 0x00002222;
> > cpu->id_aa64dfr0 = 0x10305106;
> > + cpu->pmceid0 = 0x00000000;
> > + cpu->pmceid1 = 0x00000000;
> > cpu->id_aa64isar0 = 0x00011120;
> > cpu->id_aa64mmfr0 = 0x00001122; /* 40 bit physical addr */
> > cpu->dbgdidr = 0x3516d000;
>
> Does this actually make a difference? The field values should be 0
> anyway if the CPU-specific initfn doesn't set them to anything.
Perhaps not. I thought the omission was accidental since A15 and A57
both initialize them to zero (added in
4054bfa9e7986c9b7d2bf70f9e10af9647e376fc: "target-arm: Add the pmceid0
and pmceid1 registers")
-Aaron
--
Qualcomm Datacenter Technologies as an affiliate of Qualcomm Technologies, Inc.
Qualcomm Technologies, Inc. is a member of the
Code Aurora Forum, a Linux Foundation Collaborative Project.
next prev parent reply other threads:[~2017-10-09 20:41 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-04-19 17:41 [Qemu-arm] [PATCH 00/13] More fully implement ARM PMUv3 Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 01/13] target/arm: A53: Initialize PMCEID[0] Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-10-09 18:19 ` [Qemu-arm] " Peter Maydell
2017-10-09 18:19 ` [Qemu-devel] " Peter Maydell
2017-10-09 20:40 ` Aaron Lindsay [this message]
2017-10-09 20:40 ` Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 02/13] target/arm: Check PMCNTEN for whether PMCCNTR is enabled Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-10-17 12:48 ` [Qemu-arm] " Peter Maydell
2017-10-17 12:48 ` [Qemu-devel] " Peter Maydell
2017-04-19 17:41 ` [Qemu-arm] [PATCH 03/13] target/arm: Reorganize PMCCNTR read, write, sync Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 04/13] target/arm: Mask PMU register writes based on PMCR_EL0.N Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 05/13] target/arm: Allow AArch32 access for PMCCFILTR Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 06/13] target/arm: Filter cycle counter based on PMCCFILTR_EL0 Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 07/13] target/arm: Implement PMOVSSET Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 08/13] target/arm: Split arm_ccnt_enabled into generic pmu_counter_enabled Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 09/13] target/arm: Add array for supported PMU events, generate PMCEID[01] Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 10/13] target/arm: Finish implementation of PM[X]EVCNTR and PM[X]EVTYPER Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 11/13] target/arm: PMU: Add instruction and cycle events Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 12/13] target/arm: PMU: Set PMCR.N to 4 Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 17:41 ` [Qemu-arm] [PATCH 13/13] target/arm: Implement PMSWINC Aaron Lindsay
2017-04-19 17:41 ` [Qemu-devel] " Aaron Lindsay
2017-04-19 18:22 ` [Qemu-arm] [Qemu-devel] [PATCH 00/13] More fully implement ARM PMUv3 no-reply
2017-04-19 18:22 ` no-reply
-- strict thread matches above, loose matches on Subject: below --
2017-09-30 2:08 [Qemu-arm] [PATCH v2 " Aaron Lindsay
2017-09-30 2:08 ` [Qemu-arm] [PATCH 01/13] target/arm: A53: Initialize PMCEID[0] Aaron Lindsay
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171009204050.GC3676@codeaurora.org \
--to=alindsay@codeaurora.org \
--cc=mspradli@codeaurora.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.