From: Bjorn Andersson <bjorn.andersson@linaro.org>
To: Linus Walleij <linus.walleij@linaro.org>
Cc: linux-arm-kernel@lists.infradead.org,
linux-arm-msm@vger.kernel.org, Andy Gross <andy.gross@linaro.org>,
David Brown <david.brown@linaro.org>,
Stephen Boyd <sboyd@codeaurora.org>,
linux-soc@vger.kernel.org
Subject: Re: [PATCH] ARM: dts: qcom: add MSM8660 GSBI6 and GSBI7
Date: Tue, 10 Oct 2017 11:07:48 -0700 [thread overview]
Message-ID: <20171010180748.GC1165@minitux> (raw)
In-Reply-To: <20171010083924.19244-1-linus.walleij@linaro.org>
On Tue 10 Oct 01:39 PDT 2017, Linus Walleij wrote:
> This adds the GSBI6 and GSBI7 IO blocks to the MSM8660 DTSI file.
> On the APQ8060 DragonBoard, GSBI6 DM is used for Bluetooth UART,
> and GSBI7 I2C is used for FM radio I2C.
>
> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Regards,
Bjorn
> ---
> arch/arm/boot/dts/qcom-msm8660.dtsi | 67 +++++++++++++++++++++++++++++++++++++
> 1 file changed, 67 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-msm8660.dtsi b/arch/arm/boot/dts/qcom-msm8660.dtsi
> index 1b5d31b33b5e..4f02489bcb2e 100644
> --- a/arch/arm/boot/dts/qcom-msm8660.dtsi
> +++ b/arch/arm/boot/dts/qcom-msm8660.dtsi
> @@ -123,6 +123,73 @@
> reg = <0x900000 0x4000>;
> };
>
> + gsbi6: gsbi@16500000 {
> + compatible = "qcom,gsbi-v1.0.0";
> + cell-index = <12>;
> + reg = <0x16500000 0x100>;
> + clocks = <&gcc GSBI6_H_CLK>;
> + clock-names = "iface";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> +
> + syscon-tcsr = <&tcsr>;
> +
> + gsbi6_serial: serial@16540000 {
> + compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
> + reg = <0x16540000 0x1000>,
> + <0x16500000 0x1000>;
> + interrupts = <GIC_SPI 156 IRQ_TYPE_NONE>;
> + clocks = <&gcc GSBI6_UART_CLK>, <&gcc GSBI6_H_CLK>;
> + clock-names = "core", "iface";
> + status = "disabled";
> + };
> +
> + gsbi6_i2c: i2c@16580000 {
> + compatible = "qcom,i2c-qup-v1.1.1";
> + reg = <0x16580000 0x1000>;
> + interrupts = <GIC_SPI 157 IRQ_TYPE_NONE>;
> + clocks = <&gcc GSBI6_QUP_CLK>, <&gcc GSBI6_H_CLK>;
> + clock-names = "core", "iface";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + status = "disabled";
> + };
> + };
> +
> + gsbi7: gsbi@16600000 {
> + compatible = "qcom,gsbi-v1.0.0";
> + cell-index = <12>;
> + reg = <0x16600000 0x100>;
> + clocks = <&gcc GSBI7_H_CLK>;
> + clock-names = "iface";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> +
> + syscon-tcsr = <&tcsr>;
> +
> + gsbi7_serial: serial@16640000 {
> + compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
> + reg = <0x16640000 0x1000>,
> + <0x16600000 0x1000>;
> + interrupts = <GIC_SPI 158 IRQ_TYPE_NONE>;
> + clocks = <&gcc GSBI7_UART_CLK>, <&gcc GSBI7_H_CLK>;
> + clock-names = "core", "iface";
> + status = "disabled";
> + };
> +
> + gsbi7_i2c: i2c@16680000 {
> + compatible = "qcom,i2c-qup-v1.1.1";
> + reg = <0x16680000 0x1000>;
> + interrupts = <GIC_SPI 159 IRQ_TYPE_NONE>;
> + clocks = <&gcc GSBI7_QUP_CLK>, <&gcc GSBI7_H_CLK>;
> + clock-names = "core", "iface";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + status = "disabled";
> + };
> + };
>
> gsbi8: gsbi@19800000 {
> compatible = "qcom,gsbi-v1.0.0";
> --
> 2.13.5
>
WARNING: multiple messages have this Message-ID (diff)
From: bjorn.andersson@linaro.org (Bjorn Andersson)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] ARM: dts: qcom: add MSM8660 GSBI6 and GSBI7
Date: Tue, 10 Oct 2017 11:07:48 -0700 [thread overview]
Message-ID: <20171010180748.GC1165@minitux> (raw)
In-Reply-To: <20171010083924.19244-1-linus.walleij@linaro.org>
On Tue 10 Oct 01:39 PDT 2017, Linus Walleij wrote:
> This adds the GSBI6 and GSBI7 IO blocks to the MSM8660 DTSI file.
> On the APQ8060 DragonBoard, GSBI6 DM is used for Bluetooth UART,
> and GSBI7 I2C is used for FM radio I2C.
>
> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Regards,
Bjorn
> ---
> arch/arm/boot/dts/qcom-msm8660.dtsi | 67 +++++++++++++++++++++++++++++++++++++
> 1 file changed, 67 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-msm8660.dtsi b/arch/arm/boot/dts/qcom-msm8660.dtsi
> index 1b5d31b33b5e..4f02489bcb2e 100644
> --- a/arch/arm/boot/dts/qcom-msm8660.dtsi
> +++ b/arch/arm/boot/dts/qcom-msm8660.dtsi
> @@ -123,6 +123,73 @@
> reg = <0x900000 0x4000>;
> };
>
> + gsbi6: gsbi at 16500000 {
> + compatible = "qcom,gsbi-v1.0.0";
> + cell-index = <12>;
> + reg = <0x16500000 0x100>;
> + clocks = <&gcc GSBI6_H_CLK>;
> + clock-names = "iface";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> +
> + syscon-tcsr = <&tcsr>;
> +
> + gsbi6_serial: serial at 16540000 {
> + compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
> + reg = <0x16540000 0x1000>,
> + <0x16500000 0x1000>;
> + interrupts = <GIC_SPI 156 IRQ_TYPE_NONE>;
> + clocks = <&gcc GSBI6_UART_CLK>, <&gcc GSBI6_H_CLK>;
> + clock-names = "core", "iface";
> + status = "disabled";
> + };
> +
> + gsbi6_i2c: i2c at 16580000 {
> + compatible = "qcom,i2c-qup-v1.1.1";
> + reg = <0x16580000 0x1000>;
> + interrupts = <GIC_SPI 157 IRQ_TYPE_NONE>;
> + clocks = <&gcc GSBI6_QUP_CLK>, <&gcc GSBI6_H_CLK>;
> + clock-names = "core", "iface";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + status = "disabled";
> + };
> + };
> +
> + gsbi7: gsbi at 16600000 {
> + compatible = "qcom,gsbi-v1.0.0";
> + cell-index = <12>;
> + reg = <0x16600000 0x100>;
> + clocks = <&gcc GSBI7_H_CLK>;
> + clock-names = "iface";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> +
> + syscon-tcsr = <&tcsr>;
> +
> + gsbi7_serial: serial at 16640000 {
> + compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
> + reg = <0x16640000 0x1000>,
> + <0x16600000 0x1000>;
> + interrupts = <GIC_SPI 158 IRQ_TYPE_NONE>;
> + clocks = <&gcc GSBI7_UART_CLK>, <&gcc GSBI7_H_CLK>;
> + clock-names = "core", "iface";
> + status = "disabled";
> + };
> +
> + gsbi7_i2c: i2c at 16680000 {
> + compatible = "qcom,i2c-qup-v1.1.1";
> + reg = <0x16680000 0x1000>;
> + interrupts = <GIC_SPI 159 IRQ_TYPE_NONE>;
> + clocks = <&gcc GSBI7_QUP_CLK>, <&gcc GSBI7_H_CLK>;
> + clock-names = "core", "iface";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + status = "disabled";
> + };
> + };
>
> gsbi8: gsbi at 19800000 {
> compatible = "qcom,gsbi-v1.0.0";
> --
> 2.13.5
>
next prev parent reply other threads:[~2017-10-10 18:07 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-10 8:39 [PATCH] ARM: dts: qcom: add MSM8660 GSBI6 and GSBI7 Linus Walleij
2017-10-10 8:39 ` Linus Walleij
2017-10-10 18:07 ` Bjorn Andersson [this message]
2017-10-10 18:07 ` Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171010180748.GC1165@minitux \
--to=bjorn.andersson@linaro.org \
--cc=andy.gross@linaro.org \
--cc=david.brown@linaro.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-soc@vger.kernel.org \
--cc=sboyd@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.