diff for duplicates of <20171019104817.GJ9005@ulmo> diff --git a/a/1.txt b/N1/1.txt index 6b06c25..bbe3bec 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -3,9 +3,9 @@ On Wed, Sep 27, 2017 at 05:28:36PM +0530, Manikanta Maddireddy wrote: > in 401, 211 or 111 lane combinations. Add DT support for > PCIe controllers. > -> Signed-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com> -> Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com> -> Tested-by: Mikko Perttunen <mperttunen@nvidia.com> +> Signed-off-by: Manikanta Maddireddy <mmaddireddy-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> +> Reviewed-by: Mikko Perttunen <mperttunen-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> +> Tested-by: Mikko Perttunen <mperttunen-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> > --- > V2: No change in this patch > arch/arm64/boot/dts/nvidia/tegra186.dtsi | 82 ++++++++++++++++++++++++++++++++ diff --git a/a/content_digest b/N1/content_digest index 7b80bfd..e6ee636 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,14 +1,15 @@ "ref\01506513517-25870-1-git-send-email-mmaddireddy@nvidia.com\0" "ref\01506513517-25870-4-git-send-email-mmaddireddy@nvidia.com\0" - "From\0Thierry Reding <thierry.reding@gmail.com>\0" + "ref\01506513517-25870-4-git-send-email-mmaddireddy-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org\0" + "From\0Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>\0" "Subject\0Re: [PATCH V2 3/4] arm64: tegra: Add PCIe node for Tegra186\0" "Date\0Thu, 19 Oct 2017 12:48:17 +0200\0" - "To\0Manikanta Maddireddy <mmaddireddy@nvidia.com>\0" - "Cc\0bhelgaas@google.com" - jonathanh@nvidia.com - linux-tegra@vger.kernel.org - linux-pci@vger.kernel.org - " mperttunen@nvidia.com\0" + "To\0Manikanta Maddireddy <mmaddireddy-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\0" + "Cc\0bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org" + jonathanh-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org + linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org + linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org + " mperttunen-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org\0" "\01:1\0" "b\0" "On Wed, Sep 27, 2017 at 05:28:36PM +0530, Manikanta Maddireddy wrote:\n" @@ -16,9 +17,9 @@ "> in 401, 211 or 111 lane combinations. Add DT support for\n" "> PCIe controllers.\n" "> \n" - "> Signed-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>\n" - "> Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>\n" - "> Tested-by: Mikko Perttunen <mperttunen@nvidia.com>\n" + "> Signed-off-by: Manikanta Maddireddy <mmaddireddy-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n" + "> Reviewed-by: Mikko Perttunen <mperttunen-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n" + "> Tested-by: Mikko Perttunen <mperttunen-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n" "> ---\n" "> V2: No change in this patch\n" "> arch/arm64/boot/dts/nvidia/tegra186.dtsi | 82 ++++++++++++++++++++++++++++++++\n" @@ -73,4 +74,4 @@ "=VU4/\n" "-----END PGP SIGNATURE-----\n" -9bbda9ac6b413427242a88f17aa09fceef0389933f731746a3d12827fb23784f +65f08139511bc2c5e74da9ea6a46e32b4316ef797567011aa572d82b120d6f43
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.