diff for duplicates of <20180123103609.GD27764@dragon> diff --git a/a/1.txt b/N1/1.txt index d40a6ad..bf288e1 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -16,7 +16,7 @@ On Wed, Jan 17, 2018 at 07:32:42PM +0100, Lucas Stach wrote: > as there is nothing waking them up anymore. This will be fixed in > due course. > -> Signed-off-by: Lucas Stach <l.stach@pengutronix.de> +> Signed-off-by: Lucas Stach <l.stach-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org> > --- > arch/arm64/boot/dts/Makefile | 1 + > arch/arm64/boot/dts/nxp/imx8mq-pinfunc.h | 632 +++++++++++++++++++++++++++++++ @@ -134,7 +134,7 @@ On Wed, Jan 17, 2018 at 07:32:42PM +0100, Lucas Stach wrote: > + }; > + }; > + -> + A53_0: cpu at 0 { +> + A53_0: cpu@0 { > + device_type = "cpu"; > + compatible = "arm,cortex-a53"; > + reg = <0x0>; @@ -143,7 +143,7 @@ On Wed, Jan 17, 2018 at 07:32:42PM +0100, Lucas Stach wrote: > + cpu-idle-states = <&CPU_SLEEP>; > + }; > + -> + A53_1: cpu at 1 { +> + A53_1: cpu@1 { > + device_type = "cpu"; > + compatible = "arm,cortex-a53"; > + reg = <0x1>; @@ -152,7 +152,7 @@ On Wed, Jan 17, 2018 at 07:32:42PM +0100, Lucas Stach wrote: > + cpu-idle-states = <&CPU_SLEEP>; > + }; > + -> + A53_2: cpu at 2 { +> + A53_2: cpu@2 { > + device_type = "cpu"; > + compatible = "arm,cortex-a53"; > + reg = <0x2>; @@ -161,7 +161,7 @@ On Wed, Jan 17, 2018 at 07:32:42PM +0100, Lucas Stach wrote: > + cpu-idle-states = <&CPU_SLEEP>; > + }; > + -> + A53_3: cpu at 3 { +> + A53_3: cpu@3 { > + device_type = "cpu"; > + compatible = "arm,cortex-a53"; > + reg = <0x3>; @@ -191,7 +191,7 @@ On Wed, Jan 17, 2018 at 07:32:42PM +0100, Lucas Stach wrote: > + arm,no-tick-in-suspend; > + }; > + -> + peripherals at 0 { +> + peripherals@0 { What's the reason of using 'peripherals' rather than 'soc' which is the case for most device trees? @@ -209,7 +209,7 @@ Drop the newline. One newline is enough. -> + aips-bus at 30000000 { /* AIPS1 */ +> + aips-bus@30000000 { /* AIPS1 */ > + compatible = "nxp,imx8mq-aips-bus", "simple-bus"; > + @@ -219,7 +219,7 @@ Drop the newline. > + #size-cells = <1>; > + ranges = <0x30000000 0x30000000 0x400000>; > + -> + gpio1: gpio at 30200000 { +> + gpio1: gpio@30200000 { > + compatible = "nxp,imx8mq-gpio", "fsl,imx35-gpio"; It looks a bit odd to have different vendor prefix for the same device. @@ -235,7 +235,7 @@ kernel does? > + #interrupt-cells = <2>; > + }; > + -> + gpio2: gpio at 30210000 { +> + gpio2: gpio@30210000 { > + compatible = "nxp,imx8mq-gpio", "fsl,imx35-gpio"; > + reg = <0x30210000 0x10000>; > + interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>, @@ -246,7 +246,7 @@ kernel does? > + #interrupt-cells = <2>; > + }; > + -> + gpio3: gpio at 30220000 { +> + gpio3: gpio@30220000 { > + compatible = "nxp,imx8mq-gpio", "fsl,imx35-gpio"; > + reg = <0x30220000 0x10000>; > + interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>, @@ -257,7 +257,7 @@ kernel does? > + #interrupt-cells = <2>; > + }; > + -> + gpio4: gpio at 30230000 { +> + gpio4: gpio@30230000 { > + compatible = "nxp,imx8mq-gpio", "fsl,imx35-gpio"; > + reg = <0x30230000 0x10000>; > + interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>, @@ -268,7 +268,7 @@ kernel does? > + #interrupt-cells = <2>; > + }; > + -> + gpio5: gpio at 30240000 { +> + gpio5: gpio@30240000 { > + compatible = "nxp,imx8mq-gpio", "fsl,imx35-gpio"; > + reg = <0x30240000 0x10000>; > + interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>, @@ -279,23 +279,23 @@ kernel does? > + #interrupt-cells = <2>; > + }; > + -> + iomuxc: iomuxc at 30330000 { +> + iomuxc: iomuxc@30330000 { > + compatible = "nxp,imx8mq-iomuxc"; > + reg = <0x30330000 0x10000>; > + }; > + -> + gpr: iomuxc-gpr at 30340000 { +> + gpr: iomuxc-gpr@30340000 { > + compatible = "nxp,imx8mq-iomuxc-gpr", "syscon"; > + reg = <0x30340000 0x10000>; > + }; > + -> + anatop: anatop at 30360000 { +> + anatop: anatop@30360000 { > + compatible = "nxp,imx8mq-anatop", "syscon"; > + reg = <0x30360000 0x10000>; > + interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; > + }; > + -> + clk: ccm at 30380000 { +> + clk: ccm@30380000 { > + compatible = "nxp,imx8mq-ccm"; > + reg = <0x30380000 0x10000>; > + interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>, @@ -310,7 +310,7 @@ kernel does? > + }; > + }; > + -> + aips-bus at 30400000 { /* AIPS2 */ +> + aips-bus@30400000 { /* AIPS2 */ > + compatible = "nxp,imx8mq-aips-bus", "simple-bus"; > + @@ -321,7 +321,7 @@ Drop the newline. > + ranges = <0x30400000 0x30400000 0x400000>; > + }; > + -> + aips-bus at 30800000 { /* AIPS3 */ +> + aips-bus@30800000 { /* AIPS3 */ > + compatible = "nxp,imx8mq-aips-bus", "simple-bus"; > + @@ -331,7 +331,7 @@ Ditto > + #size-cells = <1>; > + ranges = <0x30800000 0x30800000 0x400000>; > + -> + uart1: serial at 30860000 { +> + uart1: serial@30860000 { > + compatible = "nxp,imx8mq-uart", > + "fsl,imx6q-uart", "fsl,imx21-uart"; @@ -345,7 +345,7 @@ Falling on "fsl,imx6q-uart" only is good enough? > + status = "disabled"; > + }; > + -> + uart3: serial at 30880000 { +> + uart3: serial@30880000 { > + compatible = "nxp,imx8mq-uart", > + "fsl,imx6q-uart", "fsl,imx21-uart"; > + reg = <0x30880000 0x10000>; @@ -356,7 +356,7 @@ Falling on "fsl,imx6q-uart" only is good enough? > + status = "disabled"; > + }; > + -> + uart2: serial at 30890000 { +> + uart2: serial@30890000 { > + compatible = "nxp,imx8mq-uart", > + "fsl,imx6q-uart", "fsl,imx21-uart"; > + reg = <0x30890000 0x10000>; @@ -367,7 +367,7 @@ Falling on "fsl,imx6q-uart" only is good enough? > + status = "disabled"; > + }; > + -> + i2c1: i2c at 30a20000 { +> + i2c1: i2c@30a20000 { > + compatible = "nxp,imx8mq-i2c", "fsl,imx21-i2c"; > + reg = <0x30a20000 0x10000>; > + interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>; @@ -382,7 +382,7 @@ Shawn > + #size-cells = <0>; > + }; > + -> + i2c2: i2c at 30a30000 { +> + i2c2: i2c@30a30000 { > + compatible = "nxp,imx8mq-i2c", "fsl,imx21-i2c"; > + reg = <0x30a30000 0x10000>; > + interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>; @@ -392,7 +392,7 @@ Shawn > + #size-cells = <0>; > + }; > + -> + i2c3: i2c at 30a40000 { +> + i2c3: i2c@30a40000 { > + compatible = "nxp,imx8mq-i2c", "fsl,imx21-i2c"; > + reg = <0x30a40000 0x10000>; > + interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; @@ -402,7 +402,7 @@ Shawn > + #size-cells = <0>; > + }; > + -> + i2c4: i2c at 30a50000 { +> + i2c4: i2c@30a50000 { > + compatible = "nxp,imx8mq-i2c", "fsl,imx21-i2c"; > + reg = <0x30a50000 0x10000>; > + interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>; @@ -412,7 +412,7 @@ Shawn > + #size-cells = <0>; > + }; > + -> + uart4: serial at 30a60000 { +> + uart4: serial@30a60000 { > + compatible = "nxp,imx8mq-uart", > + "fsl,imx6q-uart", "fsl,imx21-uart"; > + reg = <0x30a60000 0x10000>; @@ -423,7 +423,7 @@ Shawn > + status = "disabled"; > + }; > + -> + usdhc1: usdhc at 30b40000 { +> + usdhc1: usdhc@30b40000 { > + compatible = "nxp,imx8mq-usdhc", > + "fsl,imx7d-usdhc"; > + reg = <0x30b40000 0x10000>; @@ -438,7 +438,7 @@ Shawn > + status = "disabled"; > + }; > + -> + usdhc2: usdhc at 30b50000 { +> + usdhc2: usdhc@30b50000 { > + compatible = "nxp,imx8mq-usdhc", > + "fsl,imx7d-usdhc"; > + reg = <0x30b50000 0x10000>; @@ -453,7 +453,7 @@ Shawn > + status = "disabled"; > + }; > + -> + fec1: ethernet at 30be0000 { +> + fec1: ethernet@30be0000 { > + compatible = "nxp,imx8mq-fec", "fsl,imx6sx-fec"; > + reg = <0x30be0000 0x10000>; > + interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, @@ -472,7 +472,7 @@ Shawn > + }; > + }; > + -> + gic: interrupt-controller at 38800000 { +> + gic: interrupt-controller@38800000 { > + compatible = "arm,gic-v3"; > + reg = <0x38800000 0x10000>, /* GIC Dist */ > + <0x38880000 0xc0000>; /* GICR (RD_base + SGI_base) */ @@ -485,4 +485,8 @@ Shawn > +}; > -- > 2.11.0 -> +> +-- +To unsubscribe from this list: send the line "unsubscribe devicetree" in +the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org +More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/a/content_digest b/N1/content_digest index 1e062e0..d19d11d 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,9 +1,19 @@ "ref\020180117183244.28303-1-l.stach@pengutronix.de\0" "ref\020180117183244.28303-2-l.stach@pengutronix.de\0" - "From\0shawnguo@kernel.org (Shawn Guo)\0" - "Subject\0[PATCH 2/4] arm64: add basic DTS for i.MX8MQ\0" + "ref\020180117183244.28303-2-l.stach-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org\0" + "From\0Shawn Guo <shawnguo-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>\0" + "Subject\0Re: [PATCH 2/4] arm64: add basic DTS for i.MX8MQ\0" "Date\0Tue, 23 Jan 2018 18:36:11 +0800\0" - "To\0linux-arm-kernel@lists.infradead.org\0" + "To\0Lucas Stach <l.stach-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org>\0" + "Cc\0Catalin Marinas <catalin.marinas-5wv7dgnIgG8@public.gmane.org>" + Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org> + Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org> + Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org> + Fabio Estevam <fabio.estevam-3arQi8VN3Tc@public.gmane.org> + linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org + devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org + kernel-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org + " patchwork-lst-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org\0" "\00:1\0" "b\0" "On Wed, Jan 17, 2018 at 07:32:42PM +0100, Lucas Stach wrote:\n" @@ -24,7 +34,7 @@ "> as there is nothing waking them up anymore. This will be fixed in\n" "> due course.\n" "> \n" - "> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>\n" + "> Signed-off-by: Lucas Stach <l.stach-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org>\n" "> ---\n" "> arch/arm64/boot/dts/Makefile | 1 +\n" "> arch/arm64/boot/dts/nxp/imx8mq-pinfunc.h | 632 +++++++++++++++++++++++++++++++\n" @@ -142,7 +152,7 @@ "> +\t\t\t};\n" "> +\t\t};\n" "> +\n" - "> +\t\tA53_0: cpu at 0 {\n" + "> +\t\tA53_0: cpu@0 {\n" "> +\t\t\tdevice_type = \"cpu\";\n" "> +\t\t\tcompatible = \"arm,cortex-a53\";\n" "> +\t\t\treg = <0x0>;\n" @@ -151,7 +161,7 @@ "> +\t\t\tcpu-idle-states = <&CPU_SLEEP>;\n" "> +\t\t};\n" "> +\n" - "> +\t\tA53_1: cpu at 1 {\n" + "> +\t\tA53_1: cpu@1 {\n" "> +\t\t\tdevice_type = \"cpu\";\n" "> +\t\t\tcompatible = \"arm,cortex-a53\";\n" "> +\t\t\treg = <0x1>;\n" @@ -160,7 +170,7 @@ "> +\t\t\tcpu-idle-states = <&CPU_SLEEP>;\n" "> +\t\t};\n" "> +\n" - "> +\t\tA53_2: cpu at 2 {\n" + "> +\t\tA53_2: cpu@2 {\n" "> +\t\t\tdevice_type = \"cpu\";\n" "> +\t\t\tcompatible = \"arm,cortex-a53\";\n" "> +\t\t\treg = <0x2>;\n" @@ -169,7 +179,7 @@ "> +\t\t\tcpu-idle-states = <&CPU_SLEEP>;\n" "> +\t\t};\n" "> +\n" - "> +\t\tA53_3: cpu at 3 {\n" + "> +\t\tA53_3: cpu@3 {\n" "> +\t\t\tdevice_type = \"cpu\";\n" "> +\t\t\tcompatible = \"arm,cortex-a53\";\n" "> +\t\t\treg = <0x3>;\n" @@ -199,7 +209,7 @@ "> +\t\tarm,no-tick-in-suspend;\n" "> +\t};\n" "> +\n" - "> +\tperipherals at 0 {\n" + "> +\tperipherals@0 {\n" "\n" "What's the reason of using 'peripherals' rather than 'soc' which is the\n" "case for most device trees?\n" @@ -217,7 +227,7 @@ "\n" "One newline is enough.\n" "\n" - "> +\t\taips-bus at 30000000 { /* AIPS1 */\n" + "> +\t\taips-bus@30000000 { /* AIPS1 */\n" "> +\t\t\tcompatible = \"nxp,imx8mq-aips-bus\", \"simple-bus\";\n" "> +\n" "\n" @@ -227,7 +237,7 @@ "> +\t\t\t#size-cells = <1>;\n" "> +\t\t\tranges = <0x30000000 0x30000000 0x400000>;\n" "> +\n" - "> +\t\t\tgpio1: gpio at 30200000 {\n" + "> +\t\t\tgpio1: gpio@30200000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-gpio\", \"fsl,imx35-gpio\";\n" "\n" "It looks a bit odd to have different vendor prefix for the same device.\n" @@ -243,7 +253,7 @@ "> +\t\t\t\t#interrupt-cells = <2>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tgpio2: gpio at 30210000 {\n" + "> +\t\t\tgpio2: gpio@30210000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-gpio\", \"fsl,imx35-gpio\";\n" "> +\t\t\t\treg = <0x30210000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,\n" @@ -254,7 +264,7 @@ "> +\t\t\t\t#interrupt-cells = <2>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tgpio3: gpio at 30220000 {\n" + "> +\t\t\tgpio3: gpio@30220000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-gpio\", \"fsl,imx35-gpio\";\n" "> +\t\t\t\treg = <0x30220000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,\n" @@ -265,7 +275,7 @@ "> +\t\t\t\t#interrupt-cells = <2>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tgpio4: gpio at 30230000 {\n" + "> +\t\t\tgpio4: gpio@30230000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-gpio\", \"fsl,imx35-gpio\";\n" "> +\t\t\t\treg = <0x30230000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,\n" @@ -276,7 +286,7 @@ "> +\t\t\t\t#interrupt-cells = <2>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tgpio5: gpio at 30240000 {\n" + "> +\t\t\tgpio5: gpio@30240000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-gpio\", \"fsl,imx35-gpio\";\n" "> +\t\t\t\treg = <0x30240000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,\n" @@ -287,23 +297,23 @@ "> +\t\t\t\t#interrupt-cells = <2>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tiomuxc: iomuxc at 30330000 {\n" + "> +\t\t\tiomuxc: iomuxc@30330000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-iomuxc\";\n" "> +\t\t\t\treg = <0x30330000 0x10000>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tgpr: iomuxc-gpr at 30340000 {\n" + "> +\t\t\tgpr: iomuxc-gpr@30340000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-iomuxc-gpr\", \"syscon\";\n" "> +\t\t\t\treg = <0x30340000 0x10000>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tanatop: anatop at 30360000 {\n" + "> +\t\t\tanatop: anatop@30360000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-anatop\", \"syscon\";\n" "> +\t\t\t\treg = <0x30360000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tclk: ccm at 30380000 {\n" + "> +\t\t\tclk: ccm@30380000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-ccm\";\n" "> +\t\t\t\treg = <0x30380000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,\n" @@ -318,7 +328,7 @@ "> +\t\t\t};\n" "> +\t\t};\n" "> +\n" - "> +\t\taips-bus at 30400000 { /* AIPS2 */\n" + "> +\t\taips-bus@30400000 { /* AIPS2 */\n" "> +\t\t\tcompatible = \"nxp,imx8mq-aips-bus\", \"simple-bus\";\n" "> +\n" "\n" @@ -329,7 +339,7 @@ "> +\t\t\tranges = <0x30400000 0x30400000 0x400000>;\n" "> +\t\t};\n" "> +\n" - "> +\t\taips-bus at 30800000 { /* AIPS3 */\n" + "> +\t\taips-bus@30800000 { /* AIPS3 */\n" "> +\t\t\tcompatible = \"nxp,imx8mq-aips-bus\", \"simple-bus\";\n" "> +\n" "\n" @@ -339,7 +349,7 @@ "> +\t\t\t#size-cells = <1>;\n" "> +\t\t\tranges = <0x30800000 0x30800000 0x400000>;\n" "> +\n" - "> +\t\t\tuart1: serial at 30860000 {\n" + "> +\t\t\tuart1: serial@30860000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-uart\",\n" "> +\t\t\t\t \"fsl,imx6q-uart\", \"fsl,imx21-uart\";\n" "\n" @@ -353,7 +363,7 @@ "> +\t\t\t\tstatus = \"disabled\";\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tuart3: serial at 30880000 {\n" + "> +\t\t\tuart3: serial@30880000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-uart\",\n" "> +\t\t\t\t \"fsl,imx6q-uart\", \"fsl,imx21-uart\";\n" "> +\t\t\t\treg = <0x30880000 0x10000>;\n" @@ -364,7 +374,7 @@ "> +\t\t\t\tstatus = \"disabled\";\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tuart2: serial at 30890000 {\n" + "> +\t\t\tuart2: serial@30890000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-uart\",\n" "> +\t\t\t\t \"fsl,imx6q-uart\", \"fsl,imx21-uart\";\n" "> +\t\t\t\treg = <0x30890000 0x10000>;\n" @@ -375,7 +385,7 @@ "> +\t\t\t\tstatus = \"disabled\";\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\ti2c1: i2c at 30a20000 {\n" + "> +\t\t\ti2c1: i2c@30a20000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-i2c\", \"fsl,imx21-i2c\";\n" "> +\t\t\t\treg = <0x30a20000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;\n" @@ -390,7 +400,7 @@ "> +\t\t\t\t#size-cells = <0>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\ti2c2: i2c at 30a30000 {\n" + "> +\t\t\ti2c2: i2c@30a30000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-i2c\", \"fsl,imx21-i2c\";\n" "> +\t\t\t\treg = <0x30a30000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;\n" @@ -400,7 +410,7 @@ "> +\t\t\t\t#size-cells = <0>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\ti2c3: i2c at 30a40000 {\n" + "> +\t\t\ti2c3: i2c@30a40000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-i2c\", \"fsl,imx21-i2c\";\n" "> +\t\t\t\treg = <0x30a40000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;\n" @@ -410,7 +420,7 @@ "> +\t\t\t\t#size-cells = <0>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\ti2c4: i2c at 30a50000 {\n" + "> +\t\t\ti2c4: i2c@30a50000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-i2c\", \"fsl,imx21-i2c\";\n" "> +\t\t\t\treg = <0x30a50000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;\n" @@ -420,7 +430,7 @@ "> +\t\t\t\t#size-cells = <0>;\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tuart4: serial at 30a60000 {\n" + "> +\t\t\tuart4: serial@30a60000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-uart\",\n" "> +\t\t\t\t \"fsl,imx6q-uart\", \"fsl,imx21-uart\";\n" "> +\t\t\t\treg = <0x30a60000 0x10000>;\n" @@ -431,7 +441,7 @@ "> +\t\t\t\tstatus = \"disabled\";\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tusdhc1: usdhc at 30b40000 {\n" + "> +\t\t\tusdhc1: usdhc@30b40000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-usdhc\",\n" "> +\t\t\t\t \"fsl,imx7d-usdhc\";\n" "> +\t\t\t\treg = <0x30b40000 0x10000>;\n" @@ -446,7 +456,7 @@ "> +\t\t\t\tstatus = \"disabled\";\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tusdhc2: usdhc at 30b50000 {\n" + "> +\t\t\tusdhc2: usdhc@30b50000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-usdhc\",\n" "> +\t\t\t\t \"fsl,imx7d-usdhc\";\n" "> +\t\t\t\treg = <0x30b50000 0x10000>;\n" @@ -461,7 +471,7 @@ "> +\t\t\t\tstatus = \"disabled\";\n" "> +\t\t\t};\n" "> +\n" - "> +\t\t\tfec1: ethernet at 30be0000 {\n" + "> +\t\t\tfec1: ethernet@30be0000 {\n" "> +\t\t\t\tcompatible = \"nxp,imx8mq-fec\", \"fsl,imx6sx-fec\";\n" "> +\t\t\t\treg = <0x30be0000 0x10000>;\n" "> +\t\t\t\tinterrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,\n" @@ -480,7 +490,7 @@ "> +\t\t\t};\n" "> +\t\t};\n" "> +\n" - "> +\t\tgic: interrupt-controller at 38800000 {\n" + "> +\t\tgic: interrupt-controller@38800000 {\n" "> +\t\t\tcompatible = \"arm,gic-v3\";\n" "> +\t\t\treg = <0x38800000 0x10000>, /* GIC Dist */\n" "> +\t\t\t <0x38880000 0xc0000>; /* GICR (RD_base + SGI_base) */\n" @@ -493,6 +503,10 @@ "> +};\n" "> -- \n" "> 2.11.0\n" - > + "> \n" + "--\n" + "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n" + "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n" + More majordomo info at http://vger.kernel.org/majordomo-info.html -893a71e173e85eb582714799276b9be560e80a84a89c728356c9198238b6c306 +317b657c918a6efc87dd0fa873d21ee761a42b7ff1caa00cba0a3f8df49410b8
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.