From: Eduardo Habkost <ehabkost@redhat.com>
To: Babu Moger <babu.moger@amd.com>
Cc: geoff@hostfission.com, kvm@vger.kernel.org, mst@redhat.com,
kash@tripleback.net, mtosatti@redhat.com, qemu-devel@nongnu.org,
marcel@redhat.com, pbonzini@redhat.com, rth@twiddle.net
Subject: Re: [PATCH v7 7/9] i386: Add support for CPUID_8000_001E for AMD
Date: Mon, 7 May 2018 16:39:44 -0300 [thread overview]
Message-ID: <20180507193944.GF13350@localhost.localdomain> (raw)
In-Reply-To: <1524760009-24710-8-git-send-email-babu.moger@amd.com>
On Thu, Apr 26, 2018 at 11:26:47AM -0500, Babu Moger wrote:
> Populate threads/core_id/apic_ids/socket_id when CPUID_EXT3_TOPOEXT
> feature is supported. This is required to support hyperthreading feature
> on AMD CPUs. This is supported via CPUID_8000_001E extended functions.
>
> Signed-off-by: Babu Moger <babu.moger@amd.com>
> Tested-by: Geoffrey McRae <geoff@hostfission.com>
> ---
> target/i386/cpu.c | 14 ++++++++++++++
> 1 file changed, 14 insertions(+)
>
> diff --git a/target/i386/cpu.c b/target/i386/cpu.c
> index 1024b09..1b15023 100644
> --- a/target/i386/cpu.c
> +++ b/target/i386/cpu.c
> @@ -315,6 +315,12 @@ static uint32_t encode_cache_cpuid80000005(CPUCacheInfo *cache)
> (((CORES_IN_CMPLX - 1) * 2) + 1) : \
> (CORES_IN_CMPLX - 1))
>
> +/* Definitions used on CPUID Leaf 0x8000001E */
> +#define EXTENDED_APIC_ID(threads, socket_id, core_id, thread_id) \
> + ((threads) ? \
> + ((socket_id << 6) | (core_id << 1) | thread_id) : \
> + ((socket_id << 6) | core_id))
I suggest moving this to i386/topology.h.
> +
> /*
> * Encode cache info for CPUID[0x80000006].ECX and CPUID[0x80000006].EDX
> * @l3 can be NULL.
> @@ -4105,6 +4111,14 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
> break;
> }
> break;
> + case 0x8000001E:
> + assert(cpu->core_id <= 255);
Where's the code that ensures this assert() line can't be
triggered by any command-line configuration?
> + *eax = EXTENDED_APIC_ID((cs->nr_threads - 1),
> + cpu->socket_id, cpu->core_id, cpu->thread_id);
> + *ebx = (cs->nr_threads - 1) << 8 | cpu->core_id;
> + *ecx = cpu->socket_id;
> + *edx = 0;
> + break;
> case 0xC0000000:
> *eax = env->cpuid_xlevel2;
> *ebx = 0;
> --
> 2.7.4
>
>
--
Eduardo
WARNING: multiple messages have this Message-ID (diff)
From: Eduardo Habkost <ehabkost@redhat.com>
To: Babu Moger <babu.moger@amd.com>
Cc: mst@redhat.com, marcel@redhat.com, pbonzini@redhat.com,
rth@twiddle.net, mtosatti@redhat.com, geoff@hostfission.com,
kash@tripleback.net, qemu-devel@nongnu.org, kvm@vger.kernel.org
Subject: Re: [Qemu-devel] [PATCH v7 7/9] i386: Add support for CPUID_8000_001E for AMD
Date: Mon, 7 May 2018 16:39:44 -0300 [thread overview]
Message-ID: <20180507193944.GF13350@localhost.localdomain> (raw)
In-Reply-To: <1524760009-24710-8-git-send-email-babu.moger@amd.com>
On Thu, Apr 26, 2018 at 11:26:47AM -0500, Babu Moger wrote:
> Populate threads/core_id/apic_ids/socket_id when CPUID_EXT3_TOPOEXT
> feature is supported. This is required to support hyperthreading feature
> on AMD CPUs. This is supported via CPUID_8000_001E extended functions.
>
> Signed-off-by: Babu Moger <babu.moger@amd.com>
> Tested-by: Geoffrey McRae <geoff@hostfission.com>
> ---
> target/i386/cpu.c | 14 ++++++++++++++
> 1 file changed, 14 insertions(+)
>
> diff --git a/target/i386/cpu.c b/target/i386/cpu.c
> index 1024b09..1b15023 100644
> --- a/target/i386/cpu.c
> +++ b/target/i386/cpu.c
> @@ -315,6 +315,12 @@ static uint32_t encode_cache_cpuid80000005(CPUCacheInfo *cache)
> (((CORES_IN_CMPLX - 1) * 2) + 1) : \
> (CORES_IN_CMPLX - 1))
>
> +/* Definitions used on CPUID Leaf 0x8000001E */
> +#define EXTENDED_APIC_ID(threads, socket_id, core_id, thread_id) \
> + ((threads) ? \
> + ((socket_id << 6) | (core_id << 1) | thread_id) : \
> + ((socket_id << 6) | core_id))
I suggest moving this to i386/topology.h.
> +
> /*
> * Encode cache info for CPUID[0x80000006].ECX and CPUID[0x80000006].EDX
> * @l3 can be NULL.
> @@ -4105,6 +4111,14 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
> break;
> }
> break;
> + case 0x8000001E:
> + assert(cpu->core_id <= 255);
Where's the code that ensures this assert() line can't be
triggered by any command-line configuration?
> + *eax = EXTENDED_APIC_ID((cs->nr_threads - 1),
> + cpu->socket_id, cpu->core_id, cpu->thread_id);
> + *ebx = (cs->nr_threads - 1) << 8 | cpu->core_id;
> + *ecx = cpu->socket_id;
> + *edx = 0;
> + break;
> case 0xC0000000:
> *eax = env->cpuid_xlevel2;
> *ebx = 0;
> --
> 2.7.4
>
>
--
Eduardo
next prev parent reply other threads:[~2018-05-07 19:39 UTC|newest]
Thread overview: 88+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-04-26 16:26 [PATCH v7 0/9] i386: Enable TOPOEXT to support hyperthreading on AMD CPU Babu Moger
2018-04-26 16:26 ` [Qemu-devel] " Babu Moger
2018-04-26 16:26 ` [PATCH v7 1/9] i386: Helpers to encode cache information consistently Babu Moger
2018-04-26 16:26 ` [Qemu-devel] " Babu Moger
2018-05-07 19:05 ` Eduardo Habkost
2018-05-07 19:05 ` [Qemu-devel] " Eduardo Habkost
2018-05-07 21:14 ` Moger, Babu
2018-05-07 21:14 ` [Qemu-devel] " Moger, Babu
2018-05-07 21:27 ` Eduardo Habkost
2018-05-07 21:27 ` [Qemu-devel] " Eduardo Habkost
2018-05-07 22:47 ` Moger, Babu
2018-05-07 22:47 ` [Qemu-devel] " Moger, Babu
2018-05-08 18:40 ` Moger, Babu
2018-05-08 18:40 ` [Qemu-devel] " Moger, Babu
2018-05-08 19:07 ` Eduardo Habkost
2018-05-08 19:07 ` [Qemu-devel] " Eduardo Habkost
2018-05-08 19:34 ` Moger, Babu
2018-05-08 19:34 ` [Qemu-devel] " Moger, Babu
2018-04-26 16:26 ` [PATCH v7 2/9] i386: Add cache information in X86CPUDefinition Babu Moger
2018-04-26 16:26 ` [Qemu-devel] " Babu Moger
2018-05-07 19:09 ` Eduardo Habkost
2018-05-07 19:09 ` [Qemu-devel] " Eduardo Habkost
2018-05-07 22:56 ` Moger, Babu
2018-05-07 22:56 ` [Qemu-devel] " Moger, Babu
2018-04-26 16:26 ` [PATCH v7 3/9] i386: Initialize cache information for EPYC family processors Babu Moger
2018-04-26 16:26 ` [Qemu-devel] " Babu Moger
2018-05-07 20:22 ` Eduardo Habkost
2018-05-07 20:22 ` [Qemu-devel] " Eduardo Habkost
2018-04-26 16:26 ` [PATCH v7 4/9] i386: Add new property to control cache info Babu Moger
2018-04-26 16:26 ` [Qemu-devel] " Babu Moger
2018-05-07 19:14 ` Eduardo Habkost
2018-05-07 19:14 ` [Qemu-devel] " Eduardo Habkost
2018-05-07 23:29 ` Moger, Babu
2018-05-07 23:29 ` [Qemu-devel] " Moger, Babu
2018-05-08 14:25 ` Eduardo Habkost
2018-05-08 14:25 ` [Qemu-devel] " Eduardo Habkost
2018-05-08 17:26 ` Moger, Babu
2018-05-08 17:26 ` [Qemu-devel] " Moger, Babu
2018-05-08 18:33 ` Eduardo Habkost
2018-05-08 18:33 ` [Qemu-devel] " Eduardo Habkost
2018-05-08 18:44 ` Moger, Babu
2018-05-08 18:44 ` [Qemu-devel] " Moger, Babu
2018-04-26 16:26 ` [PATCH v7 5/9] i386: Use the statically loaded cache definitions Babu Moger
2018-04-26 16:26 ` [Qemu-devel] " Babu Moger
2018-05-07 19:15 ` Eduardo Habkost
2018-05-07 19:15 ` [Qemu-devel] " Eduardo Habkost
2018-05-07 23:32 ` Moger, Babu
2018-05-07 23:32 ` [Qemu-devel] " Moger, Babu
2018-05-07 19:37 ` Eduardo Habkost
2018-05-07 19:37 ` [Qemu-devel] " Eduardo Habkost
2018-05-07 23:39 ` Moger, Babu
2018-05-07 23:39 ` [Qemu-devel] " Moger, Babu
2018-05-08 14:12 ` Eduardo Habkost
2018-05-08 14:12 ` [Qemu-devel] " Eduardo Habkost
2018-05-08 17:08 ` Moger, Babu
2018-05-08 17:08 ` [Qemu-devel] " Moger, Babu
2018-04-26 16:26 ` [PATCH v7 6/9] i386: Populate AMD Processor Cache Information for cpuid 0x8000001D Babu Moger
2018-04-26 16:26 ` [Qemu-devel] " Babu Moger
2018-05-07 21:06 ` Eduardo Habkost
2018-05-07 21:06 ` [Qemu-devel] " Eduardo Habkost
2018-05-08 16:41 ` Moger, Babu
2018-05-08 16:41 ` [Qemu-devel] " Moger, Babu
2018-04-26 16:26 ` [PATCH v7 7/9] i386: Add support for CPUID_8000_001E for AMD Babu Moger
2018-04-26 16:26 ` [Qemu-devel] " Babu Moger
2018-05-07 19:39 ` Eduardo Habkost [this message]
2018-05-07 19:39 ` Eduardo Habkost
2018-05-07 23:44 ` Moger, Babu
2018-05-07 23:44 ` [Qemu-devel] " Moger, Babu
2018-05-08 14:16 ` Eduardo Habkost
2018-05-08 14:16 ` [Qemu-devel] " Eduardo Habkost
2018-05-08 15:02 ` Moger, Babu
2018-05-08 15:02 ` [Qemu-devel] " Moger, Babu
2018-05-11 14:12 ` Eduardo Habkost
2018-05-11 14:12 ` [Qemu-devel] " Eduardo Habkost
2018-05-11 14:44 ` Moger, Babu
2018-05-11 14:44 ` [Qemu-devel] " Moger, Babu
2018-05-11 14:59 ` Eduardo Habkost
2018-05-11 14:59 ` [Qemu-devel] " Eduardo Habkost
2018-04-26 16:26 ` [PATCH v7 8/9] i386: Enable TOPOEXT feature on AMD EPYC CPU Babu Moger
2018-04-26 16:26 ` [Qemu-devel] " Babu Moger
2018-05-07 21:07 ` Eduardo Habkost
2018-05-07 21:07 ` [Qemu-devel] " Eduardo Habkost
2018-04-26 16:26 ` [PATCH v7 9/9] i386: Remove generic SMT thread check Babu Moger
2018-04-26 16:26 ` [Qemu-devel] " Babu Moger
2018-05-07 21:14 ` Eduardo Habkost
2018-05-07 21:14 ` [Qemu-devel] " Eduardo Habkost
2018-04-26 20:49 ` [PATCH v7 0/9] i386: Enable TOPOEXT to support hyperthreading on AMD CPU geoff--- via Qemu-devel
2018-04-26 20:49 ` [Qemu-devel] " geoff
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180507193944.GF13350@localhost.localdomain \
--to=ehabkost@redhat.com \
--cc=babu.moger@amd.com \
--cc=geoff@hostfission.com \
--cc=kash@tripleback.net \
--cc=kvm@vger.kernel.org \
--cc=marcel@redhat.com \
--cc=mst@redhat.com \
--cc=mtosatti@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.