All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH v1] drm/i915/chv: Update csc coefficient matrix during modeset
@ 2018-09-10 14:27 raviraj.p.sitaram
  2018-09-10 16:11 ` ✓ Fi.CI.BAT: success for drm/i915/chv: Update csc coefficient matrix during modeset (rev2) Patchwork
                   ` (2 more replies)
  0 siblings, 3 replies; 4+ messages in thread
From: raviraj.p.sitaram @ 2018-09-10 14:27 UTC (permalink / raw)
  To: intel-gfx

From: P Raviraj Sitaram <raviraj.p.sitaram@intel.com>

During modeset, previously configured csc coefficient matrix,if any, will
not persist. This can result in blank screen as csc mode will be programmed
while loading LUT but csc coefficient matrix remains unprogrammed.

Changes since V1:
- Removed platform check

Signed-off-by: P Raviraj Sitaram <raviraj.p.sitaram@intel.com>
---
 drivers/gpu/drm/i915/intel_display.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
index b2bab57cd113..2b77d9350a3a 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -6014,6 +6014,8 @@ static void valleyview_crtc_enable(struct intel_crtc_state *pipe_config,
 
 	i9xx_set_pipeconf(intel_crtc);
 
+	intel_color_set_csc(&pipe_config->base);
+
 	intel_crtc->active = true;
 
 	intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
-- 
2.7.4

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply related	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2018-09-11 13:51 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2018-09-10 14:27 [PATCH v1] drm/i915/chv: Update csc coefficient matrix during modeset raviraj.p.sitaram
2018-09-10 16:11 ` ✓ Fi.CI.BAT: success for drm/i915/chv: Update csc coefficient matrix during modeset (rev2) Patchwork
2018-09-10 17:47 ` ✓ Fi.CI.IGT: " Patchwork
2018-09-11 13:51 ` [PATCH v1] drm/i915/chv: Update csc coefficient matrix during modeset Ville Syrjälä

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.