From: Shawn Guo <shawnguo@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: bhelgaas@google.com, robh+dt@kernel.org, mark.rutland@arm.com,
leoyang.li@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com,
arnd@arndb.de, gregkh@linuxfoundation.org, minghuan.Lian@nxp.com,
mingkai.hu@nxp.com, roy.zang@nxp.com,
kstewart@linuxfoundation.org, cyrille.pitchen@free-electrons.com,
pombredanne@nexb.com, shawn.lin@rock-chips.com,
niklas.cassel@axis.com, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linuxppc-dev@lists.ozlabs.org
Subject: Re: [PATCHv2 2/6] ARM: dts: ls1021a: Add the status property disable PCIe
Date: Fri, 16 Nov 2018 10:51:07 +0800 [thread overview]
Message-ID: <20181116025106.GE5829@dragon> (raw)
In-Reply-To: <20181105084653.26597-2-xiaowei.bao@nxp.com>
On Mon, Nov 05, 2018 at 04:46:49PM +0800, Xiaowei Bao wrote:
> Add the status property disable the PCIe, the property will be enable
> by bootloader.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
Applied, thanks.
WARNING: multiple messages have this Message-ID (diff)
From: Shawn Guo <shawnguo@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: mark.rutland@arm.com, roy.zang@nxp.com,
lorenzo.pieralisi@arm.com, arnd@arndb.de,
devicetree@vger.kernel.org, gregkh@linuxfoundation.org,
kstewart@linuxfoundation.org, niklas.cassel@axis.com,
linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
kishon@ti.com, minghuan.Lian@nxp.com, robh+dt@kernel.org,
cyrille.pitchen@free-electrons.com,
linux-arm-kernel@lists.infradead.org, pombredanne@nexb.com,
bhelgaas@google.com, leoyang.li@nxp.com,
linuxppc-dev@lists.ozlabs.org, shawn.lin@rock-chips.com,
mingkai.hu@nxp.com
Subject: Re: [PATCHv2 2/6] ARM: dts: ls1021a: Add the status property disable PCIe
Date: Fri, 16 Nov 2018 10:51:07 +0800 [thread overview]
Message-ID: <20181116025106.GE5829@dragon> (raw)
In-Reply-To: <20181105084653.26597-2-xiaowei.bao@nxp.com>
On Mon, Nov 05, 2018 at 04:46:49PM +0800, Xiaowei Bao wrote:
> Add the status property disable the PCIe, the property will be enable
> by bootloader.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
Applied, thanks.
WARNING: multiple messages have this Message-ID (diff)
From: shawnguo@kernel.org (Shawn Guo)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCHv2 2/6] ARM: dts: ls1021a: Add the status property disable PCIe
Date: Fri, 16 Nov 2018 10:51:07 +0800 [thread overview]
Message-ID: <20181116025106.GE5829@dragon> (raw)
In-Reply-To: <20181105084653.26597-2-xiaowei.bao@nxp.com>
On Mon, Nov 05, 2018 at 04:46:49PM +0800, Xiaowei Bao wrote:
> Add the status property disable the PCIe, the property will be enable
> by bootloader.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
Applied, thanks.
next prev parent reply other threads:[~2018-11-16 2:51 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-11-05 8:46 [PATCHv2 1/6] arm64: dts: Add the status property disable PCIe Xiaowei Bao
2018-11-05 8:46 ` Xiaowei Bao
2018-11-05 8:46 ` [PATCHv2 2/6] ARM: dts: ls1021a: " Xiaowei Bao
2018-11-05 8:46 ` Xiaowei Bao
2018-11-16 2:51 ` Shawn Guo [this message]
2018-11-16 2:51 ` Shawn Guo
2018-11-16 2:51 ` Shawn Guo
2018-11-16 2:53 ` Xiaowei Bao
2018-11-16 2:53 ` Xiaowei Bao
2018-11-16 2:53 ` Xiaowei Bao
2018-11-16 2:53 ` Xiaowei Bao
2018-11-05 8:46 ` [PATCHv2 3/6] PCI: layerscape: Add the EP mode support Xiaowei Bao
2018-11-05 8:46 ` Xiaowei Bao
2018-11-05 22:17 ` Rob Herring
2018-11-05 22:17 ` Rob Herring
2018-11-05 22:17 ` Rob Herring
2018-11-05 22:17 ` Rob Herring
2018-11-30 10:55 ` Lorenzo Pieralisi
2018-11-30 10:55 ` Lorenzo Pieralisi
2018-11-30 10:55 ` Lorenzo Pieralisi
2018-12-03 4:10 ` Xiaowei Bao
2018-12-03 4:10 ` Xiaowei Bao
2018-12-03 4:10 ` Xiaowei Bao
2018-12-03 4:10 ` Xiaowei Bao
2018-11-05 8:46 ` [PATCHv2 4/6] arm64: dts: Add the PCIE EP node in dts Xiaowei Bao
2018-11-05 8:46 ` Xiaowei Bao
2018-11-05 8:46 ` [PATCHv2 5/6] pci: layerscape: Add the EP mode support Xiaowei Bao
2018-11-05 8:46 ` Xiaowei Bao
2018-11-30 16:22 ` Lorenzo Pieralisi
2018-11-30 16:22 ` Lorenzo Pieralisi
2018-11-30 16:22 ` Lorenzo Pieralisi
2018-12-03 4:08 ` Xiaowei Bao
2018-12-03 4:08 ` Xiaowei Bao
2018-12-03 4:08 ` Xiaowei Bao
2018-12-03 4:08 ` Xiaowei Bao
2018-11-05 8:46 ` [PATCHv2 6/6] misc: pci_endpoint_test: Add the layerscape EP device support Xiaowei Bao
2018-11-05 8:46 ` Xiaowei Bao
2018-11-16 2:49 ` [PATCHv2 1/6] arm64: dts: Add the status property disable PCIe Shawn Guo
2018-11-16 2:49 ` Shawn Guo
2018-11-16 2:49 ` Shawn Guo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181116025106.GE5829@dragon \
--to=shawnguo@kernel.org \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=cyrille.pitchen@free-electrons.com \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=kishon@ti.com \
--cc=kstewart@linuxfoundation.org \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=mark.rutland@arm.com \
--cc=minghuan.Lian@nxp.com \
--cc=mingkai.hu@nxp.com \
--cc=niklas.cassel@axis.com \
--cc=pombredanne@nexb.com \
--cc=robh+dt@kernel.org \
--cc=roy.zang@nxp.com \
--cc=shawn.lin@rock-chips.com \
--cc=xiaowei.bao@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.