From: Rob Herring <robh@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: bhelgaas@google.com, robh+dt@kernel.org, mark.rutland@arm.com,
shawnguo@kernel.org, leoyang.li@nxp.com, kishon@ti.com,
lorenzo.pieralisi@arm.com, arnd@arndb.de,
gregkh@linuxfoundation.org, minghuan.Lian@nxp.com,
mingkai.hu@nxp.com, roy.zang@nxp.com,
kstewart@linuxfoundation.org, cyrille.pitchen@free-electrons.com,
pombredanne@nexb.com, shawn.lin@rock-chips.com,
niklas.cassel@axis.com, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linuxppc-dev@lists.ozlabs.org, Xiaowei Bao <xiaowei.bao@nxp.com>
Subject: Re: [PATCHv3 1/4] dt-bindings: add DT binding for the layerscape PCIe controller with EP mode
Date: Mon, 10 Dec 2018 16:27:19 -0600 [thread overview]
Message-ID: <20181210222719.GA6506@bogus> (raw)
In-Reply-To: <20181203103505.46885-1-xiaowei.bao@nxp.com>
On Mon, 3 Dec 2018 18:35:02 +0800, Xiaowei Bao wrote:
> Add the documentation for the Device Tree binding for the layerscape PCIe
> controller with EP mode.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> ---
> v2:
> - Add the SoC specific compatibles.
> v3:
> - modify the commit message.
>
> .../devicetree/bindings/pci/layerscape-pci.txt | 3 +++
> 1 files changed, 3 insertions(+), 0 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: mark.rutland@arm.com, kstewart@linuxfoundation.org,
linux-pci@vger.kernel.org, shawn.lin@rock-chips.com,
minghuan.Lian@nxp.com, lorenzo.pieralisi@arm.com, kishon@ti.com,
mingkai.hu@nxp.com, niklas.cassel@axis.com,
devicetree@vger.kernel.org, arnd@arndb.de,
linuxppc-dev@lists.ozlabs.org, robh+dt@kernel.org,
cyrille.pitchen@free-electrons.com, bhelgaas@google.com,
linux-arm-kernel@lists.infradead.org, roy.zang@nxp.com,
Xiaowei Bao <xiaowei.bao@nxp.com>,
gregkh@linuxfoundation.org, linux-kernel@vger.kernel.org,
leoyang.li@nxp.com, pombredanne@nexb.com, shawnguo@kernel.org
Subject: Re: [PATCHv3 1/4] dt-bindings: add DT binding for the layerscape PCIe controller with EP mode
Date: Mon, 10 Dec 2018 16:27:19 -0600 [thread overview]
Message-ID: <20181210222719.GA6506@bogus> (raw)
In-Reply-To: <20181203103505.46885-1-xiaowei.bao@nxp.com>
On Mon, 3 Dec 2018 18:35:02 +0800, Xiaowei Bao wrote:
> Add the documentation for the Device Tree binding for the layerscape PCIe
> controller with EP mode.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> ---
> v2:
> - Add the SoC specific compatibles.
> v3:
> - modify the commit message.
>
> .../devicetree/bindings/pci/layerscape-pci.txt | 3 +++
> 1 files changed, 3 insertions(+), 0 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: mark.rutland@arm.com, kstewart@linuxfoundation.org,
linux-pci@vger.kernel.org, shawn.lin@rock-chips.com,
minghuan.Lian@nxp.com, lorenzo.pieralisi@arm.com, kishon@ti.com,
mingkai.hu@nxp.com, niklas.cassel@axis.com,
devicetree@vger.kernel.org, arnd@arndb.de,
linuxppc-dev@lists.ozlabs.org, robh+dt@kernel.org,
cyrille.pitchen@free-electrons.com, bhelgaas@google.com,
linux-arm-kernel@lists.infradead.org, roy.zang@nxp.com,
Xiaowei Bao <xiaowei.bao@nxp.com>,
gregkh@linuxfoundation.org, linux-kernel@vger.kernel.org,
leoyang.li@nxp.com, pombredanne@nexb.com, shawnguo@kernel.org
Subject: Re: [PATCHv3 1/4] dt-bindings: add DT binding for the layerscape PCIe controller with EP mode
Date: Mon, 10 Dec 2018 16:27:19 -0600 [thread overview]
Message-ID: <20181210222719.GA6506@bogus> (raw)
In-Reply-To: <20181203103505.46885-1-xiaowei.bao@nxp.com>
On Mon, 3 Dec 2018 18:35:02 +0800, Xiaowei Bao wrote:
> Add the documentation for the Device Tree binding for the layerscape PCIe
> controller with EP mode.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> ---
> v2:
> - Add the SoC specific compatibles.
> v3:
> - modify the commit message.
>
> .../devicetree/bindings/pci/layerscape-pci.txt | 3 +++
> 1 files changed, 3 insertions(+), 0 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
Cc: bhelgaas@google.com, robh+dt@kernel.org, mark.rutland@arm.com,
shawnguo@kernel.org, leoyang.li@nxp.com, kishon@ti.com,
lorenzo.pieralisi@arm.com, arnd@arndb.de,
gregkh@linuxfoundation.org, minghuan.Lian@nxp.com,
mingkai.hu@nxp.com, roy.zang@nxp.com,
kstewart@linuxfoundation.org, cyrille.pitchen@free-electrons.com,
pombredanne@nexb.com, shawn.lin@rock-chips.com,
niklas.cassel@axis.com, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linuxppc-dev@lists.ozlabs.org, Xiaowei Bao <xiaowei.bao@nxp.com>
Subject: Re: [PATCHv3 1/4] dt-bindings: add DT binding for the layerscape PCIe controller with EP mode
Date: Mon, 10 Dec 2018 16:27:19 -0600 [thread overview]
Message-ID: <20181210222719.GA6506@bogus> (raw)
In-Reply-To: <20181203103505.46885-1-xiaowei.bao@nxp.com>
On Mon, 3 Dec 2018 18:35:02 +0800, Xiaowei Bao wrote:
> Add the documentation for the Device Tree binding for the layerscape PCIe
> controller with EP mode.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> ---
> v2:
> - Add the SoC specific compatibles.
> v3:
> - modify the commit message.
>
> .../devicetree/bindings/pci/layerscape-pci.txt | 3 +++
> 1 files changed, 3 insertions(+), 0 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
next prev parent reply other threads:[~2018-12-10 22:27 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-12-03 10:35 [PATCHv3 1/4] dt-bindings: add DT binding for the layerscape PCIe controller with EP mode Xiaowei Bao
2018-12-03 10:35 ` Xiaowei Bao
2018-12-03 10:35 ` [PATCHv3 2/4] arm64: dts: Add the PCIE EP node in dts Xiaowei Bao
2018-12-03 10:35 ` Xiaowei Bao
2018-12-03 10:35 ` [PATCHv3 3/4] pci: layerscape: Add the EP mode support Xiaowei Bao
2018-12-03 10:35 ` Xiaowei Bao
2018-12-03 10:35 ` [PATCHv3 4/4] misc: pci_endpoint_test: Add the layerscape EP device support Xiaowei Bao
2018-12-03 10:35 ` Xiaowei Bao
2018-12-19 9:21 ` Greg KH
2018-12-19 9:21 ` Greg KH
2018-12-19 9:21 ` Greg KH
2018-12-19 9:30 ` Xiaowei Bao
2018-12-19 9:30 ` Xiaowei Bao
2018-12-19 9:30 ` Xiaowei Bao
2018-12-19 9:30 ` Xiaowei Bao
2018-12-10 22:27 ` Rob Herring [this message]
2018-12-10 22:27 ` [PATCHv3 1/4] dt-bindings: add DT binding for the layerscape PCIe controller with EP mode Rob Herring
2018-12-10 22:27 ` Rob Herring
2018-12-10 22:27 ` Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181210222719.GA6506@bogus \
--to=robh@kernel.org \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=cyrille.pitchen@free-electrons.com \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=kishon@ti.com \
--cc=kstewart@linuxfoundation.org \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=mark.rutland@arm.com \
--cc=minghuan.Lian@nxp.com \
--cc=mingkai.hu@nxp.com \
--cc=niklas.cassel@axis.com \
--cc=pombredanne@nexb.com \
--cc=robh+dt@kernel.org \
--cc=roy.zang@nxp.com \
--cc=shawn.lin@rock-chips.com \
--cc=shawnguo@kernel.org \
--cc=xiaowei.bao@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.