From: Rob Herring <robh@kernel.org>
To: Yash Shah <yash.shah@sifive.com>
Cc: mark.rutland@arm.com, devicetree@vger.kernel.org,
aou@eecs.berkeley.edu, palmer@sifive.com,
linux-kernel@vger.kernel.org, afd@ti.com,
sachin.ghadi@sifive.com, Yash Shah <yash.shah@sifive.com>,
robh+dt@kernel.org, paul.walmsley@sifive.com,
linux-riscv@lists.infradead.org
Subject: Re: [PATCH v3 1/2] RISC-V: Add DT documentation for SiFive L2 Cache Controller
Date: Mon, 13 May 2019 12:25:28 -0500 [thread overview]
Message-ID: <20190513172528.GA9362@bogus> (raw)
In-Reply-To: <1557139720-12384-2-git-send-email-yash.shah@sifive.com>
On Mon, 6 May 2019 16:18:39 +0530, Yash Shah wrote:
> Add device tree bindings for SiFive FU540 L2 cache controller driver
>
> Signed-off-by: Yash Shah <yash.shah@sifive.com>
> ---
> .../devicetree/bindings/riscv/sifive-l2-cache.txt | 51 ++++++++++++++++++++++
> 1 file changed, 51 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/riscv/sifive-l2-cache.txt
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org,
palmer@sifive.com, paul.walmsley@sifive.com,
linux-kernel@vger.kernel.org, aou@eecs.berkeley.edu,
mark.rutland@arm.com, robh+dt@kernel.org,
sachin.ghadi@sifive.com, afd@ti.com,
Yash Shah <yash.shah@sifive.com>
Subject: Re: [PATCH v3 1/2] RISC-V: Add DT documentation for SiFive L2 Cache Controller
Date: Mon, 13 May 2019 12:25:28 -0500 [thread overview]
Message-ID: <20190513172528.GA9362@bogus> (raw)
In-Reply-To: <1557139720-12384-2-git-send-email-yash.shah@sifive.com>
On Mon, 6 May 2019 16:18:39 +0530, Yash Shah wrote:
> Add device tree bindings for SiFive FU540 L2 cache controller driver
>
> Signed-off-by: Yash Shah <yash.shah@sifive.com>
> ---
> .../devicetree/bindings/riscv/sifive-l2-cache.txt | 51 ++++++++++++++++++++++
> 1 file changed, 51 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/riscv/sifive-l2-cache.txt
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Yash Shah <yash.shah@sifive.com>
Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org,
palmer@sifive.com, paul.walmsley@sifive.com,
linux-kernel@vger.kernel.org, aou@eecs.berkeley.edu,
mark.rutland@arm.com, robh+dt@kernel.org,
sachin.ghadi@sifive.com, afd@ti.com,
Yash Shah <yash.shah@sifive.com>
Subject: Re: [PATCH v3 1/2] RISC-V: Add DT documentation for SiFive L2 Cache Controller
Date: Mon, 13 May 2019 12:25:28 -0500 [thread overview]
Message-ID: <20190513172528.GA9362@bogus> (raw)
In-Reply-To: <1557139720-12384-2-git-send-email-yash.shah@sifive.com>
On Mon, 6 May 2019 16:18:39 +0530, Yash Shah wrote:
> Add device tree bindings for SiFive FU540 L2 cache controller driver
>
> Signed-off-by: Yash Shah <yash.shah@sifive.com>
> ---
> .../devicetree/bindings/riscv/sifive-l2-cache.txt | 51 ++++++++++++++++++++++
> 1 file changed, 51 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/riscv/sifive-l2-cache.txt
>
Reviewed-by: Rob Herring <robh@kernel.org>
next prev parent reply other threads:[~2019-05-13 17:25 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-06 10:48 [PATCH v3 0/2] L2 cache controller support for SiFive FU540 Yash Shah
2019-05-06 10:48 ` Yash Shah
2019-05-06 10:48 ` [PATCH v3 1/2] RISC-V: Add DT documentation for SiFive L2 Cache Controller Yash Shah
2019-05-06 10:48 ` Yash Shah
2019-05-13 17:25 ` Rob Herring [this message]
2019-05-13 17:25 ` Rob Herring
2019-05-13 17:25 ` Rob Herring
2019-05-06 10:48 ` [PATCH v3 2/2] RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs Yash Shah
2019-05-06 10:48 ` Yash Shah
2019-05-06 12:18 ` Andrew F. Davis
2019-05-06 12:18 ` Andrew F. Davis
2019-05-06 12:18 ` Andrew F. Davis
2019-05-07 6:48 ` Yash Shah
2019-05-07 6:48 ` Yash Shah
2019-05-07 13:44 ` Andrew F. Davis
2019-05-07 13:44 ` Andrew F. Davis
2019-05-07 13:44 ` Andrew F. Davis
2019-05-08 5:49 ` Yash Shah
2019-05-08 5:49 ` Yash Shah
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190513172528.GA9362@bogus \
--to=robh@kernel.org \
--cc=afd@ti.com \
--cc=aou@eecs.berkeley.edu \
--cc=devicetree@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=mark.rutland@arm.com \
--cc=palmer@sifive.com \
--cc=paul.walmsley@sifive.com \
--cc=robh+dt@kernel.org \
--cc=sachin.ghadi@sifive.com \
--cc=yash.shah@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.