From: Rob Herring <robh@kernel.org>
To: "Clément Péron" <peron.clem@gmail.com>
Cc: "Mark Rutland" <mark.rutland@arm.com>,
devicetree@vger.kernel.org,
"Maxime Ripard" <maxime.ripard@bootlin.com>,
linux-sunxi@googlegroups.com, linux-kernel@vger.kernel.org,
"Chen-Yu Tsai" <wens@csie.org>,
"Clément Péron" <peron.clem@gmail.com>,
"Mauro Carvalho Chehab" <mchehab@kernel.org>,
linux-arm-kernel@lists.infradead.org,
linux-media@vger.kernel.org
Subject: Re: [PATCH v3 01/12] dt-bindings: media: sunxi-ir: add A31 compatible
Date: Fri, 14 Jun 2019 14:18:42 -0600 [thread overview]
Message-ID: <20190614201842.GA6768@bogus> (raw)
In-Reply-To: <20190528161440.27172-2-peron.clem@gmail.com>
On Tue, 28 May 2019 18:14:29 +0200, =?UTF-8?q?Cl=C3=A9ment=20P=C3=A9ron?= wrote:
> Allwinner A31 has introduced a new memory mapping and a
> reset line.
>
> The difference in memory mapping are :
>
> - In the configure register there is a new sample bit
> and Allwinner has introduced the active threshold feature.
>
> - In the status register a new STAT bit is present.
>
> Note: CGPO and DRQ_EN bits are removed on A31 but present on A13
> and on new SoCs like A64/H6.
> This is actually not an issue as these bits are togglable and new
> SoCs have a dedicated bindings.
>
> Introduce this bindings to make a difference since this generation.
> And declare the reset line required since A31.
>
> Signed-off-by: Clément Péron <peron.clem@gmail.com>
> ---
> Documentation/devicetree/bindings/media/sunxi-ir.txt | 9 +++++++--
> 1 file changed, 7 insertions(+), 2 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
Cc: "Mauro Carvalho Chehab" <mchehab@kernel.org>,
"Mark Rutland" <mark.rutland@arm.com>,
"Maxime Ripard" <maxime.ripard@bootlin.com>,
"Chen-Yu Tsai" <wens@csie.org>,
linux-media@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com,
"Clément Péron" <peron.clem@gmail.com>
Subject: Re: [PATCH v3 01/12] dt-bindings: media: sunxi-ir: add A31 compatible
Date: Fri, 14 Jun 2019 14:18:42 -0600 [thread overview]
Message-ID: <20190614201842.GA6768@bogus> (raw)
In-Reply-To: <20190528161440.27172-2-peron.clem@gmail.com>
On Tue, 28 May 2019 18:14:29 +0200, =?UTF-8?q?Cl=C3=A9ment=20P=C3=A9ron?= wrote:
> Allwinner A31 has introduced a new memory mapping and a
> reset line.
>
> The difference in memory mapping are :
>
> - In the configure register there is a new sample bit
> and Allwinner has introduced the active threshold feature.
>
> - In the status register a new STAT bit is present.
>
> Note: CGPO and DRQ_EN bits are removed on A31 but present on A13
> and on new SoCs like A64/H6.
> This is actually not an issue as these bits are togglable and new
> SoCs have a dedicated bindings.
>
> Introduce this bindings to make a difference since this generation.
> And declare the reset line required since A31.
>
> Signed-off-by: Clément Péron <peron.clem@gmail.com>
> ---
> Documentation/devicetree/bindings/media/sunxi-ir.txt | 9 +++++++--
> 1 file changed, 7 insertions(+), 2 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: "Clément Péron" <peron.clem@gmail.com>
Cc: "Mauro Carvalho Chehab" <mchehab@kernel.org>,
"Mark Rutland" <mark.rutland@arm.com>,
"Maxime Ripard" <maxime.ripard@bootlin.com>,
"Chen-Yu Tsai" <wens@csie.org>,
linux-media@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com,
"Clément Péron" <peron.clem@gmail.com>
Subject: Re: [PATCH v3 01/12] dt-bindings: media: sunxi-ir: add A31 compatible
Date: Fri, 14 Jun 2019 14:18:42 -0600 [thread overview]
Message-ID: <20190614201842.GA6768@bogus> (raw)
In-Reply-To: <20190528161440.27172-2-peron.clem@gmail.com>
On Tue, 28 May 2019 18:14:29 +0200, =?UTF-8?q?Cl=C3=A9ment=20P=C3=A9ron?= wrote:
> Allwinner A31 has introduced a new memory mapping and a
> reset line.
>
> The difference in memory mapping are :
>
> - In the configure register there is a new sample bit
> and Allwinner has introduced the active threshold feature.
>
> - In the status register a new STAT bit is present.
>
> Note: CGPO and DRQ_EN bits are removed on A31 but present on A13
> and on new SoCs like A64/H6.
> This is actually not an issue as these bits are togglable and new
> SoCs have a dedicated bindings.
>
> Introduce this bindings to make a difference since this generation.
> And declare the reset line required since A31.
>
> Signed-off-by: Clément Péron <peron.clem@gmail.com>
> ---
> Documentation/devicetree/bindings/media/sunxi-ir.txt | 9 +++++++--
> 1 file changed, 7 insertions(+), 2 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
next prev parent reply other threads:[~2019-06-14 20:18 UTC|newest]
Thread overview: 72+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-28 16:14 [PATCH v3 00/12] Allwinner A64/H6 IR support Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 01/12] dt-bindings: media: sunxi-ir: add A31 compatible Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-06-14 20:18 ` Rob Herring [this message]
2019-06-14 20:18 ` Rob Herring
2019-06-14 20:18 ` Rob Herring
2019-05-28 16:14 ` [PATCH v3 02/12] media: rc: Introduce sunxi_ir_quirks Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 03/12] media: rc: sunxi: Add A31 compatible Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-06-04 14:54 ` Ondřej Jirman
2019-06-04 14:54 ` Ondřej Jirman
2019-06-04 15:07 ` Clément Péron
2019-06-04 15:07 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 04/12] ARM: dts: sunxi: Prefer A31 bindings for IR Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 05/12] " Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 06/12] dt-bindings: media: sunxi-ir: Add A64 compatible Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 07/12] arm64: dts: allwinner: a64: Add IR node Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 08/12] arm64: dts: allwinner: a64: Enable IR on Orange Pi Win Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 09/12] dt-bindings: media: sunxi-ir: Add H6 compatible Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 10/12] arm64: dts: allwinner: h6: Add IR receiver node Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-30 14:55 ` Ondřej Jirman
2019-05-30 14:55 ` Ondřej Jirman
2019-05-30 14:55 ` 'Ondřej Jirman' via linux-sunxi
2019-05-30 22:25 ` Clément Péron
2019-05-30 22:25 ` Clément Péron
2019-05-31 12:46 ` [linux-sunxi] " Ondřej Jirman
2019-05-31 12:46 ` Ondřej Jirman
2019-05-31 12:46 ` 'Ondřej Jirman' via linux-sunxi
2019-06-03 19:58 ` [linux-sunxi] " Clément Péron
2019-06-03 19:58 ` Clément Péron
2019-06-03 19:58 ` Clément Péron
2019-06-04 12:33 ` [linux-sunxi] " Ondřej Jirman
2019-06-04 12:33 ` Ondřej Jirman
2019-06-04 12:33 ` 'Ondřej Jirman' via linux-sunxi
2019-06-04 14:47 ` [linux-sunxi] " Ondřej Jirman
2019-06-04 14:47 ` Ondřej Jirman
2019-06-04 14:47 ` 'Ondřej Jirman' via linux-sunxi
2019-06-04 15:04 ` [linux-sunxi] " Clément Péron
2019-06-04 15:04 ` Clément Péron
2019-06-04 15:30 ` Ondřej Jirman
2019-06-04 15:30 ` Ondřej Jirman
2019-06-04 15:30 ` 'Ondřej Jirman' via linux-sunxi
2019-06-04 16:12 ` [linux-sunxi] " Clément Péron
2019-06-04 16:12 ` Clément Péron
2019-06-04 16:12 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 11/12] arm64: dts: allwinner: h6: Enable IR on Beelink GS1 Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-28 16:14 ` [PATCH v3 12/12] arm64: defconfig: enable IR SUNXI option Clément Péron
2019-05-28 16:14 ` Clément Péron
2019-05-30 12:55 ` [PATCH v3 00/12] Allwinner A64/H6 IR support Sean Young
2019-05-30 12:55 ` Sean Young
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190614201842.GA6768@bogus \
--to=robh@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-media@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=mark.rutland@arm.com \
--cc=maxime.ripard@bootlin.com \
--cc=mchehab@kernel.org \
--cc=peron.clem@gmail.com \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.