All of lore.kernel.org
 help / color / mirror / Atom feed
From: Yoshinori Sato <ysato@users.sourceforge.jp>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, imammedo@redhat.com,
	Richard Henderson <richard.henderson@linaro.org>,
	Yoshinori Sato <ysato@users.sourceforge.jp>,
	philmd@redhat.com
Subject: [Qemu-devel] [PATCH v21 09/21] target/rx: Emit all disassembly in one prt()
Date: Tue, 18 Jun 2019 23:10:55 +0900	[thread overview]
Message-ID: <20190618141118.52955-17-ysato@users.sourceforge.jp> (raw)
In-Reply-To: <20190618141118.52955-1-ysato@users.sourceforge.jp>

From: Richard Henderson <richard.henderson@linaro.org>

Many of the multi-part prints have been eliminated by previous
patches.  Eliminate the rest of them.

Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Yoshinori Sato <ysato@users.sourceforge.jp>
Signed-off-by: Yoshinori Sato <ysato@users.sourceforge.jp>
Message-Id: <20190607091116.49044-22-ysato@users.sourceforge.jp>
Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/rx/disas.c | 75 +++++++++++++++++++++++++++++--------------------------
 1 file changed, 39 insertions(+), 36 deletions(-)

diff --git a/target/rx/disas.c b/target/rx/disas.c
index db10385fd0..ebc1a44249 100644
--- a/target/rx/disas.c
+++ b/target/rx/disas.c
@@ -228,24 +228,21 @@ static bool trans_MOV_ra(DisasContext *ctx, arg_MOV_ra *a)
 /* mov.[bwl] rs,rd */
 static bool trans_MOV_mm(DisasContext *ctx, arg_MOV_mm *a)
 {
-    char dspd[8], dsps[8];
+    char dspd[8], dsps[8], szc = size[a->sz];
 
-    prt("mov.%c\t", size[a->sz]);
     if (a->lds == 3 && a->ldd == 3) {
         /* mov.[bwl] rs,rd */
-        prt("r%d, r%d", a->rs, a->rd);
-        return true;
-    }
-    if (a->lds == 3) {
+        prt("mov.%c\tr%d, r%d", szc, a->rs, a->rd);
+    } else if (a->lds == 3) {
         rx_index_addr(ctx, dspd, a->ldd, a->sz);
-        prt("r%d, %s[r%d]", a->rs, dspd, a->rd);
+        prt("mov.%c\tr%d, %s[r%d]", szc, a->rs, dspd, a->rd);
     } else if (a->ldd == 3) {
         rx_index_addr(ctx, dsps, a->lds, a->sz);
-        prt("%s[r%d], r%d", dsps, a->rs, a->rd);
+        prt("mov.%c\t%s[r%d], r%d", szc, dsps, a->rs, a->rd);
     } else {
         rx_index_addr(ctx, dsps, a->lds, a->sz);
         rx_index_addr(ctx, dspd, a->ldd, a->sz);
-        prt("%s[r%d], %s[r%d]", dsps, a->rs, dspd, a->rd);
+        prt("mov.%c\t%s[r%d], %s[r%d]", szc, dsps, a->rs, dspd, a->rd);
     }
     return true;
 }
@@ -254,8 +251,11 @@ static bool trans_MOV_mm(DisasContext *ctx, arg_MOV_mm *a)
 /* mov.[bwl] rs,[-rd] */
 static bool trans_MOV_rp(DisasContext *ctx, arg_MOV_rp *a)
 {
-    prt("mov.%c\tr%d, ", size[a->sz], a->rs);
-    prt((a->ad == 0) ? "[r%d+]" : "[-r%d]", a->rd);
+    if (a->ad) {
+        prt("mov.%c\tr%d, [-r%d]", size[a->sz], a->rs, a->rd);
+    } else {
+        prt("mov.%c\tr%d, [r%d+]", size[a->sz], a->rs, a->rd);
+    }
     return true;
 }
 
@@ -263,9 +263,11 @@ static bool trans_MOV_rp(DisasContext *ctx, arg_MOV_rp *a)
 /* mov.[bwl] [-rd],rs */
 static bool trans_MOV_pr(DisasContext *ctx, arg_MOV_pr *a)
 {
-    prt("mov.%c\t", size[a->sz]);
-    prt((a->ad == 0) ? "[r%d+]" : "[-r%d]", a->rd);
-    prt(", r%d", a->rs);
+    if (a->ad) {
+        prt("mov.%c\t[-r%d], r%d", size[a->sz], a->rd, a->rs);
+    } else {
+        prt("mov.%c\t[r%d+], r%d", size[a->sz], a->rd, a->rs);
+    }
     return true;
 }
 
@@ -299,9 +301,11 @@ static bool trans_MOVU_ar(DisasContext *ctx, arg_MOVU_ar *a)
 /* movu.[bw] [-rs],rd */
 static bool trans_MOVU_pr(DisasContext *ctx, arg_MOVU_pr *a)
 {
-    prt("movu.%c\t", size[a->sz]);
-    prt((a->ad == 0) ? "[r%d+]" : "[-r%d]", a->rd);
-    prt(", r%d", a->rs);
+    if (a->ad) {
+        prt("movu.%c\t[-r%d], r%d", size[a->sz], a->rd, a->rs);
+    } else {
+        prt("movu.%c\t[r%d+], r%d", size[a->sz], a->rd, a->rs);
+    }
     return true;
 }
 
@@ -478,11 +482,11 @@ static bool trans_TST_mr(DisasContext *ctx, arg_TST_mr *a)
 /* not rs, rd */
 static bool trans_NOT_rr(DisasContext *ctx, arg_NOT_rr *a)
 {
-    prt("not\t");
     if (a->rs != a->rd) {
-        prt("r%d, ", a->rs);
+        prt("not\tr%d, r%d", a->rs, a->rd);
+    } else {
+        prt("not\tr%d", a->rs);
     }
-    prt("r%d", a->rd);
     return true;
 }
 
@@ -490,11 +494,11 @@ static bool trans_NOT_rr(DisasContext *ctx, arg_NOT_rr *a)
 /* neg rs, rd */
 static bool trans_NEG_rr(DisasContext *ctx, arg_NEG_rr *a)
 {
-    prt("neg\t");
     if (a->rs != a->rd) {
-        prt("r%d, ", a->rs);
+        prt("neg\tr%d, r%d", a->rs, a->rd);
+    } else {
+        prt("neg\tr%d", a->rs);
     }
-    prt("r%d", a->rd);
     return true;
 }
 
@@ -606,11 +610,10 @@ static bool trans_SBB_mr(DisasContext *ctx, arg_SBB_mr *a)
 /* abs rs, rd */
 static bool trans_ABS_rr(DisasContext *ctx, arg_ABS_rr *a)
 {
-    prt("abs\t");
-    if (a->rs == a->rd) {
-        prt("r%d", a->rd);
+    if (a->rs != a->rd) {
+        prt("abs\tr%d, r%d", a->rs, a->rd);
     } else {
-        prt("r%d, r%d", a->rs, a->rd);
+        prt("abs\tr%d", a->rs);
     }
     return true;
 }
@@ -733,11 +736,11 @@ static bool trans_DIVU_mr(DisasContext *ctx, arg_DIVU_mr *a)
 /* shll #imm:5, rs, rd */
 static bool trans_SHLL_irr(DisasContext *ctx, arg_SHLL_irr *a)
 {
-    prt("shll\t#%d, ", a->imm);
     if (a->rs2 != a->rd) {
-        prt("r%d, ", a->rs2);
+        prt("shll\t#%d, r%d, r%d", a->imm, a->rs2, a->rd);
+    } else {
+        prt("shll\t#%d, r%d", a->imm, a->rd);
     }
-    prt("r%d", a->rd);
     return true;
 }
 
@@ -752,11 +755,11 @@ static bool trans_SHLL_rr(DisasContext *ctx, arg_SHLL_rr *a)
 /* shar #imm:5, rs, rd */
 static bool trans_SHAR_irr(DisasContext *ctx, arg_SHAR_irr *a)
 {
-    prt("shar\t#%d,", a->imm);
     if (a->rs2 != a->rd) {
-        prt("r%d, ", a->rs2);
+        prt("shar\t#%d, r%d, r%d", a->imm, a->rs2, a->rd);
+    } else {
+        prt("shar\t#%d, r%d", a->imm, a->rd);
     }
-    prt("r%d", a->rd);
     return true;
 }
 
@@ -771,11 +774,11 @@ static bool trans_SHAR_rr(DisasContext *ctx, arg_SHAR_rr *a)
 /* shlr #imm:5, rs, rd */
 static bool trans_SHLR_irr(DisasContext *ctx, arg_SHLR_irr *a)
 {
-    prt("shlr\t#%d, ", a->imm);
     if (a->rs2 != a->rd) {
-        prt("r%d, ", a->rs2);
+        prt("shlr\t#%d, r%d, r%d", a->imm, a->rs2, a->rd);
+    } else {
+        prt("shlr\t#%d, r%d", a->imm, a->rd);
     }
-    prt("r%d", a->rd);
     return true;
 }
 
-- 
2.11.0



  parent reply	other threads:[~2019-06-18 14:22 UTC|newest]

Thread overview: 41+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-06-18 14:10 [Qemu-devel] [PATCH v21 00/21] Add RX archtecture support Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 01/21] MAINTAINERS: Add RX Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 02/21] qemu/bitops.h: Add extract8 and extract16 Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 02/21] target/rx: TCG translation Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 03/21] hw/registerfields.h: Add 8bit and 16bit register macros Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 03/21] target/rx: TCG helper Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 04/21] target/rx: CPU definition Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 04/21] target/rx: TCG translation Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 05/21] target/rx: RX disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 05/21] target/rx: TCG helper Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 06/21] target/rx: CPU definition Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 06/21] target/rx: Disassemble rx_index_addr into a string Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 07/21] target/rx: RX disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 07/21] target/rx: Replace operand with prt_ldmi in disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 08/21] target/rx: Disassemble rx_index_addr into a string Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 08/21] target/rx: Use prt_ldmi for XCHG_mr disassembly Yoshinori Sato
2019-06-18 14:10 ` Yoshinori Sato [this message]
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 09/21] target/rx: Replace operand with prt_ldmi in disassembler Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 10/21] target/rx: Collect all bytes during disassembly Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 10/21] target/rx: Use prt_ldmi for XCHG_mr disassembly Yoshinori Sato
2019-06-18 14:10 ` [Qemu-devel] [PATCH v21 11/21] target/rx: Dump bytes for each insn during disassembly Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 11/21] target/rx: Emit all disassembly in one prt() Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 12/21] hw/intc: RX62N interrupt controller (ICUa) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 12/21] target/rx: Collect all bytes during disassembly Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 13/21] hw/timer: RX62N internal timer modules Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 13/21] target/rx: Dump bytes for each insn during disassembly Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 14/21] hw/char: RX62N serial communication interface (SCI) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 14/21] hw/intc: RX62N interrupt controller (ICUa) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 15/21] hw/rx: RX Target hardware definition Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 15/21] hw/timer: RX62N internal timer modules Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 16/21] hw/char: RX62N serial communication interface (SCI) Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 16/21] hw/rx: Honor -accel qtest Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 17/21] hw/rx: RX Target hardware definition Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 17/21] hw/rx: Restrict the RX62N microcontroller to the RX62N CPU core Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 18/21] hw/rx: Honor -accel qtest Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 18/21] qemu/bitops.h: Add extract8 and extract16 Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 19/21] hw/registerfields.h: Add 8bit and 16bit register macros Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 19/21] hw/rx: Restrict the RX62N microcontroller to the RX62N CPU core Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 20/21] Add rx-softmmu Yoshinori Sato
2019-06-18 14:11 ` [Qemu-devel] [PATCH v21 21/21] BootLinuxConsoleTest: Test the RX-Virt machine Yoshinori Sato
2019-06-18 14:38 ` [Qemu-devel] [PATCH v21 00/21] Add RX archtecture support Yoshinori Sato

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190618141118.52955-17-ysato@users.sourceforge.jp \
    --to=ysato@users.sourceforge.jp \
    --cc=imammedo@redhat.com \
    --cc=peter.maydell@linaro.org \
    --cc=philmd@redhat.com \
    --cc=qemu-devel@nongnu.org \
    --cc=richard.henderson@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.