From: Boris Brezillon <boris.brezillon@collabora.com>
To: Qii Wang <qii.wang@mediatek.com>
Cc: mark.rutland@arm.com, Rob Herring <robh@kernel.org>,
srv_heupstream@mediatek.com, devicetree@vger.kernel.org,
leilk.liu@mediatek.com, bbrezillon@kernel.org,
linux-kernel@vger.kernel.org, liguo.zhang@mediatek.com,
linux-mediatek@lists.infradead.org, xinping.qian@mediatek.com,
matthias.bgg@gmail.com, linux-i3c@lists.infradead.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 1/2] dt-bindings: i3c: Document MediaTek I3C master bindings
Date: Sat, 27 Jul 2019 11:18:59 +0200 [thread overview]
Message-ID: <20190727111859.315994c3@collabora.com> (raw)
In-Reply-To: <1564190613.24702.11.camel@mhfsdcap03>
On Sat, 27 Jul 2019 09:23:33 +0800
Qii Wang <qii.wang@mediatek.com> wrote:
> On Wed, 2019-07-24 at 14:21 -0600, Rob Herring wrote:
> > On Tue, Jul 09, 2019 at 09:09:21PM +0800, Qii Wang wrote:
> > > Document MediaTek I3C master DT bindings.
> > >
> > > Signed-off-by: Qii Wang <qii.wang@mediatek.com>
> > > ---
> > > .../devicetree/bindings/i3c/mtk,i3c-master.txt | 48 ++++++++++++++++++++
> > > 1 file changed, 48 insertions(+)
> > > create mode 100644 Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > >
> > > diff --git a/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > > new file mode 100644
> > > index 0000000..d32eda6
> > > --- /dev/null
> > > +++ b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > > @@ -0,0 +1,48 @@
> > > +Bindings for MediaTek I3C master block
> > > +=====================================
> > > +
> > > +Required properties:
> > > +--------------------
> > > +- compatible: shall be "mediatek,i3c-master"
> >
> > Needs to be SoC specific.
> >
>
> We hope that the SOCs will use the same driver and try to avoid big
> changes. If there are inevitable changes in the future, then we will
> modify the compatible to be SoC specific. cdns,i3c-master.txt is not SoC
> specific either.
The cadence case is a bit different I think. When the driver was
developed there was no SoC integrating this IP. I guess Mediatek knows
already which SoC(s) will embed the I3C master block.
>
> > > +- reg: physical base address of the controller and apdma base, length of
> > > + memory mapped region.
> > > +- reg-names: shall be "main" for master controller and "dma" for apdma.
> > > +- interrupts: the interrupt line connected to this I3C master.
> > > +- clocks: shall reference the i3c and apdma clocks.
> > > +- clock-names: shall include "main" and "dma".
> > > +
> > > +Mandatory properties defined by the generic binding (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details):
> > > +
> > > +- #address-cells: shall be set to 3
> > > +- #size-cells: shall be set to 0
> > > +
> > > +Optional properties defined by the generic binding (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details):
> > > +
> > > +- i2c-scl-hz
> > > +- i3c-scl-hz
> > > +
> > > +I3C device connected on the bus follow the generic description (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details).
> > > +
> > > +Example:
> > > +
> > > + i3c0: i3c@1100d000 {
> > > + compatible = "mediatek,i3c-master";
> > > + reg = <0x1100d000 0x1000>,
> > > + <0x11000300 0x80>;
> > > + reg-names = "main", "dma";
> > > + interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_LOW>;
> > > + clocks = <&infracfg CLK_INFRA_I3C0>,
> > > + <&infracfg CLK_INFRA_AP_DMA>;
> > > + clock-names = "main", "dma";
> > > + #address-cells = <3>;
> > > + #size-cells = <0>;
> > > + i2c-scl-hz = <100000>;
> > > +
> > > + nunchuk: nunchuk@52 {
> > > + compatible = "nintendo,nunchuk";
> > > + reg = <0x52 0x0 0x10>;
> > > + };
> > > + };
> > > --
> > > 1.7.9.5
> > >
>
>
_______________________________________________
linux-i3c mailing list
linux-i3c@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-i3c
WARNING: multiple messages have this Message-ID (diff)
From: Boris Brezillon <boris.brezillon@collabora.com>
To: Qii Wang <qii.wang@mediatek.com>
Cc: Rob Herring <robh@kernel.org>,
bbrezillon@kernel.org, matthias.bgg@gmail.com,
mark.rutland@arm.com, linux-i3c@lists.infradead.org,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org,
srv_heupstream@mediatek.com, leilk.liu@mediatek.com,
liguo.zhang@mediatek.com, xinping.qian@mediatek.com
Subject: Re: [PATCH v3 1/2] dt-bindings: i3c: Document MediaTek I3C master bindings
Date: Sat, 27 Jul 2019 11:18:59 +0200 [thread overview]
Message-ID: <20190727111859.315994c3@collabora.com> (raw)
In-Reply-To: <1564190613.24702.11.camel@mhfsdcap03>
On Sat, 27 Jul 2019 09:23:33 +0800
Qii Wang <qii.wang@mediatek.com> wrote:
> On Wed, 2019-07-24 at 14:21 -0600, Rob Herring wrote:
> > On Tue, Jul 09, 2019 at 09:09:21PM +0800, Qii Wang wrote:
> > > Document MediaTek I3C master DT bindings.
> > >
> > > Signed-off-by: Qii Wang <qii.wang@mediatek.com>
> > > ---
> > > .../devicetree/bindings/i3c/mtk,i3c-master.txt | 48 ++++++++++++++++++++
> > > 1 file changed, 48 insertions(+)
> > > create mode 100644 Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > >
> > > diff --git a/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > > new file mode 100644
> > > index 0000000..d32eda6
> > > --- /dev/null
> > > +++ b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > > @@ -0,0 +1,48 @@
> > > +Bindings for MediaTek I3C master block
> > > +=====================================
> > > +
> > > +Required properties:
> > > +--------------------
> > > +- compatible: shall be "mediatek,i3c-master"
> >
> > Needs to be SoC specific.
> >
>
> We hope that the SOCs will use the same driver and try to avoid big
> changes. If there are inevitable changes in the future, then we will
> modify the compatible to be SoC specific. cdns,i3c-master.txt is not SoC
> specific either.
The cadence case is a bit different I think. When the driver was
developed there was no SoC integrating this IP. I guess Mediatek knows
already which SoC(s) will embed the I3C master block.
>
> > > +- reg: physical base address of the controller and apdma base, length of
> > > + memory mapped region.
> > > +- reg-names: shall be "main" for master controller and "dma" for apdma.
> > > +- interrupts: the interrupt line connected to this I3C master.
> > > +- clocks: shall reference the i3c and apdma clocks.
> > > +- clock-names: shall include "main" and "dma".
> > > +
> > > +Mandatory properties defined by the generic binding (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details):
> > > +
> > > +- #address-cells: shall be set to 3
> > > +- #size-cells: shall be set to 0
> > > +
> > > +Optional properties defined by the generic binding (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details):
> > > +
> > > +- i2c-scl-hz
> > > +- i3c-scl-hz
> > > +
> > > +I3C device connected on the bus follow the generic description (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details).
> > > +
> > > +Example:
> > > +
> > > + i3c0: i3c@1100d000 {
> > > + compatible = "mediatek,i3c-master";
> > > + reg = <0x1100d000 0x1000>,
> > > + <0x11000300 0x80>;
> > > + reg-names = "main", "dma";
> > > + interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_LOW>;
> > > + clocks = <&infracfg CLK_INFRA_I3C0>,
> > > + <&infracfg CLK_INFRA_AP_DMA>;
> > > + clock-names = "main", "dma";
> > > + #address-cells = <3>;
> > > + #size-cells = <0>;
> > > + i2c-scl-hz = <100000>;
> > > +
> > > + nunchuk: nunchuk@52 {
> > > + compatible = "nintendo,nunchuk";
> > > + reg = <0x52 0x0 0x10>;
> > > + };
> > > + };
> > > --
> > > 1.7.9.5
> > >
>
>
WARNING: multiple messages have this Message-ID (diff)
From: Boris Brezillon <boris.brezillon@collabora.com>
To: Qii Wang <qii.wang@mediatek.com>
Cc: mark.rutland@arm.com, Rob Herring <robh@kernel.org>,
srv_heupstream@mediatek.com, devicetree@vger.kernel.org,
leilk.liu@mediatek.com, bbrezillon@kernel.org,
linux-kernel@vger.kernel.org, liguo.zhang@mediatek.com,
linux-mediatek@lists.infradead.org, xinping.qian@mediatek.com,
matthias.bgg@gmail.com, linux-i3c@lists.infradead.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 1/2] dt-bindings: i3c: Document MediaTek I3C master bindings
Date: Sat, 27 Jul 2019 11:18:59 +0200 [thread overview]
Message-ID: <20190727111859.315994c3@collabora.com> (raw)
In-Reply-To: <1564190613.24702.11.camel@mhfsdcap03>
On Sat, 27 Jul 2019 09:23:33 +0800
Qii Wang <qii.wang@mediatek.com> wrote:
> On Wed, 2019-07-24 at 14:21 -0600, Rob Herring wrote:
> > On Tue, Jul 09, 2019 at 09:09:21PM +0800, Qii Wang wrote:
> > > Document MediaTek I3C master DT bindings.
> > >
> > > Signed-off-by: Qii Wang <qii.wang@mediatek.com>
> > > ---
> > > .../devicetree/bindings/i3c/mtk,i3c-master.txt | 48 ++++++++++++++++++++
> > > 1 file changed, 48 insertions(+)
> > > create mode 100644 Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > >
> > > diff --git a/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > > new file mode 100644
> > > index 0000000..d32eda6
> > > --- /dev/null
> > > +++ b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > > @@ -0,0 +1,48 @@
> > > +Bindings for MediaTek I3C master block
> > > +=====================================
> > > +
> > > +Required properties:
> > > +--------------------
> > > +- compatible: shall be "mediatek,i3c-master"
> >
> > Needs to be SoC specific.
> >
>
> We hope that the SOCs will use the same driver and try to avoid big
> changes. If there are inevitable changes in the future, then we will
> modify the compatible to be SoC specific. cdns,i3c-master.txt is not SoC
> specific either.
The cadence case is a bit different I think. When the driver was
developed there was no SoC integrating this IP. I guess Mediatek knows
already which SoC(s) will embed the I3C master block.
>
> > > +- reg: physical base address of the controller and apdma base, length of
> > > + memory mapped region.
> > > +- reg-names: shall be "main" for master controller and "dma" for apdma.
> > > +- interrupts: the interrupt line connected to this I3C master.
> > > +- clocks: shall reference the i3c and apdma clocks.
> > > +- clock-names: shall include "main" and "dma".
> > > +
> > > +Mandatory properties defined by the generic binding (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details):
> > > +
> > > +- #address-cells: shall be set to 3
> > > +- #size-cells: shall be set to 0
> > > +
> > > +Optional properties defined by the generic binding (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details):
> > > +
> > > +- i2c-scl-hz
> > > +- i3c-scl-hz
> > > +
> > > +I3C device connected on the bus follow the generic description (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details).
> > > +
> > > +Example:
> > > +
> > > + i3c0: i3c@1100d000 {
> > > + compatible = "mediatek,i3c-master";
> > > + reg = <0x1100d000 0x1000>,
> > > + <0x11000300 0x80>;
> > > + reg-names = "main", "dma";
> > > + interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_LOW>;
> > > + clocks = <&infracfg CLK_INFRA_I3C0>,
> > > + <&infracfg CLK_INFRA_AP_DMA>;
> > > + clock-names = "main", "dma";
> > > + #address-cells = <3>;
> > > + #size-cells = <0>;
> > > + i2c-scl-hz = <100000>;
> > > +
> > > + nunchuk: nunchuk@52 {
> > > + compatible = "nintendo,nunchuk";
> > > + reg = <0x52 0x0 0x10>;
> > > + };
> > > + };
> > > --
> > > 1.7.9.5
> > >
>
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Boris Brezillon <boris.brezillon@collabora.com>
To: Qii Wang <qii.wang@mediatek.com>
Cc: Rob Herring <robh@kernel.org>, <bbrezillon@kernel.org>,
<matthias.bgg@gmail.com>, <mark.rutland@arm.com>,
<linux-i3c@lists.infradead.org>, <devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<linux-mediatek@lists.infradead.org>,
<srv_heupstream@mediatek.com>, <leilk.liu@mediatek.com>,
<liguo.zhang@mediatek.com>, <xinping.qian@mediatek.com>
Subject: Re: [PATCH v3 1/2] dt-bindings: i3c: Document MediaTek I3C master bindings
Date: Sat, 27 Jul 2019 11:18:59 +0200 [thread overview]
Message-ID: <20190727111859.315994c3@collabora.com> (raw)
In-Reply-To: <1564190613.24702.11.camel@mhfsdcap03>
On Sat, 27 Jul 2019 09:23:33 +0800
Qii Wang <qii.wang@mediatek.com> wrote:
> On Wed, 2019-07-24 at 14:21 -0600, Rob Herring wrote:
> > On Tue, Jul 09, 2019 at 09:09:21PM +0800, Qii Wang wrote:
> > > Document MediaTek I3C master DT bindings.
> > >
> > > Signed-off-by: Qii Wang <qii.wang@mediatek.com>
> > > ---
> > > .../devicetree/bindings/i3c/mtk,i3c-master.txt | 48 ++++++++++++++++++++
> > > 1 file changed, 48 insertions(+)
> > > create mode 100644 Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > >
> > > diff --git a/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > > new file mode 100644
> > > index 0000000..d32eda6
> > > --- /dev/null
> > > +++ b/Documentation/devicetree/bindings/i3c/mtk,i3c-master.txt
> > > @@ -0,0 +1,48 @@
> > > +Bindings for MediaTek I3C master block
> > > +=====================================
> > > +
> > > +Required properties:
> > > +--------------------
> > > +- compatible: shall be "mediatek,i3c-master"
> >
> > Needs to be SoC specific.
> >
>
> We hope that the SOCs will use the same driver and try to avoid big
> changes. If there are inevitable changes in the future, then we will
> modify the compatible to be SoC specific. cdns,i3c-master.txt is not SoC
> specific either.
The cadence case is a bit different I think. When the driver was
developed there was no SoC integrating this IP. I guess Mediatek knows
already which SoC(s) will embed the I3C master block.
>
> > > +- reg: physical base address of the controller and apdma base, length of
> > > + memory mapped region.
> > > +- reg-names: shall be "main" for master controller and "dma" for apdma.
> > > +- interrupts: the interrupt line connected to this I3C master.
> > > +- clocks: shall reference the i3c and apdma clocks.
> > > +- clock-names: shall include "main" and "dma".
> > > +
> > > +Mandatory properties defined by the generic binding (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details):
> > > +
> > > +- #address-cells: shall be set to 3
> > > +- #size-cells: shall be set to 0
> > > +
> > > +Optional properties defined by the generic binding (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details):
> > > +
> > > +- i2c-scl-hz
> > > +- i3c-scl-hz
> > > +
> > > +I3C device connected on the bus follow the generic description (see
> > > +Documentation/devicetree/bindings/i3c/i3c.txt for more details).
> > > +
> > > +Example:
> > > +
> > > + i3c0: i3c@1100d000 {
> > > + compatible = "mediatek,i3c-master";
> > > + reg = <0x1100d000 0x1000>,
> > > + <0x11000300 0x80>;
> > > + reg-names = "main", "dma";
> > > + interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_LOW>;
> > > + clocks = <&infracfg CLK_INFRA_I3C0>,
> > > + <&infracfg CLK_INFRA_AP_DMA>;
> > > + clock-names = "main", "dma";
> > > + #address-cells = <3>;
> > > + #size-cells = <0>;
> > > + i2c-scl-hz = <100000>;
> > > +
> > > + nunchuk: nunchuk@52 {
> > > + compatible = "nintendo,nunchuk";
> > > + reg = <0x52 0x0 0x10>;
> > > + };
> > > + };
> > > --
> > > 1.7.9.5
> > >
>
>
next prev parent reply other threads:[~2019-07-27 14:11 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-07-09 13:09 [PATCH v3 0/2] Add MediaTek I3C master controller driver Qii Wang
2019-07-09 13:09 ` Qii Wang
2019-07-09 13:09 ` Qii Wang
2019-07-09 13:09 ` Qii Wang
2019-07-09 13:09 ` [PATCH v3 1/2] dt-bindings: i3c: Document MediaTek I3C master bindings Qii Wang
2019-07-09 13:09 ` Qii Wang
2019-07-09 13:09 ` Qii Wang
2019-07-09 13:09 ` Qii Wang
2019-07-24 20:21 ` Rob Herring
2019-07-24 20:21 ` Rob Herring
2019-07-24 20:21 ` Rob Herring
2019-07-27 1:23 ` Qii Wang
2019-07-27 1:23 ` Qii Wang
2019-07-27 1:23 ` Qii Wang
2019-07-27 1:23 ` Qii Wang
2019-07-27 9:18 ` Boris Brezillon [this message]
2019-07-27 9:18 ` Boris Brezillon
2019-07-27 9:18 ` Boris Brezillon
2019-07-27 9:18 ` Boris Brezillon
2019-07-30 1:34 ` Qii Wang
2019-07-30 1:34 ` Qii Wang
2019-07-30 1:34 ` Qii Wang
2019-07-30 1:34 ` Qii Wang
2019-07-09 13:09 ` [PATCH v3 2/2] i3c: master: Add driver for MediaTek IP Qii Wang
2019-07-09 13:09 ` Qii Wang
2019-07-09 13:09 ` Qii Wang
2019-07-09 13:09 ` Qii Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190727111859.315994c3@collabora.com \
--to=boris.brezillon@collabora.com \
--cc=bbrezillon@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=leilk.liu@mediatek.com \
--cc=liguo.zhang@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-i3c@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=mark.rutland@arm.com \
--cc=matthias.bgg@gmail.com \
--cc=qii.wang@mediatek.com \
--cc=robh@kernel.org \
--cc=srv_heupstream@mediatek.com \
--cc=xinping.qian@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.