From: Rob Herring <robh@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: jingoohan1@gmail.com, gustavo.pimentel@synopsys.com,
bhelgaas@google.com, robh+dt@kernel.org, mark.rutland@arm.com,
shawnguo@kernel.org, leoyang.li@nxp.com, kishon@ti.com,
lorenzo.pieralisi@arm.com, arnd@arndb.de,
gregkh@linuxfoundation.org, minghuan.Lian@nxp.com,
mingkai.hu@nxp.com, roy.zang@nxp.com, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linuxppc-dev@lists.ozlabs.org, Xiaowei Bao <xiaowei.bao@nxp.com>
Subject: Re: [PATCH 08/10] dt-bindings: PCI: Add the pf-offset property
Date: Tue, 27 Aug 2019 11:26:47 -0500 [thread overview]
Message-ID: <20190827162647.GA21347@bogus> (raw)
In-Reply-To: <20190815083716.4715-8-xiaowei.bao@nxp.com>
On Thu, 15 Aug 2019 16:37:14 +0800, Xiaowei Bao wrote:
> Add the pf-offset property for multiple PF.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> ---
> Documentation/devicetree/bindings/pci/designware-pcie.txt | 1 +
> 1 file changed, 1 insertion(+)
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: mark.rutland@arm.com, roy.zang@nxp.com,
lorenzo.pieralisi@arm.com, Xiaowei Bao <xiaowei.bao@nxp.com>,
arnd@arndb.de, gregkh@linuxfoundation.org, jingoohan1@gmail.com,
linuxppc-dev@lists.ozlabs.org, linux-pci@vger.kernel.org,
linux-kernel@vger.kernel.org, leoyang.li@nxp.com,
minghuan.Lian@nxp.com, devicetree@vger.kernel.org,
robh+dt@kernel.org, linux-arm-kernel@lists.infradead.org,
gustavo.pimentel@synopsys.com, bhelgaas@google.com,
kishon@ti.com, shawnguo@kernel.org, mingkai.hu@nxp.com
Subject: Re: [PATCH 08/10] dt-bindings: PCI: Add the pf-offset property
Date: Tue, 27 Aug 2019 11:26:47 -0500 [thread overview]
Message-ID: <20190827162647.GA21347@bogus> (raw)
In-Reply-To: <20190815083716.4715-8-xiaowei.bao@nxp.com>
On Thu, 15 Aug 2019 16:37:14 +0800, Xiaowei Bao wrote:
> Add the pf-offset property for multiple PF.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> ---
> Documentation/devicetree/bindings/pci/designware-pcie.txt | 1 +
> 1 file changed, 1 insertion(+)
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Xiaowei Bao <xiaowei.bao@nxp.com>
Cc: mark.rutland@arm.com, roy.zang@nxp.com,
lorenzo.pieralisi@arm.com, Xiaowei Bao <xiaowei.bao@nxp.com>,
arnd@arndb.de, gregkh@linuxfoundation.org, jingoohan1@gmail.com,
linuxppc-dev@lists.ozlabs.org, linux-pci@vger.kernel.org,
linux-kernel@vger.kernel.org, leoyang.li@nxp.com,
minghuan.Lian@nxp.com, devicetree@vger.kernel.org,
robh+dt@kernel.org, linux-arm-kernel@lists.infradead.org,
gustavo.pimentel@synopsys.com, bhelgaas@google.com,
kishon@ti.com, shawnguo@kernel.org, mingkai.hu@nxp.com
Subject: Re: [PATCH 08/10] dt-bindings: PCI: Add the pf-offset property
Date: Tue, 27 Aug 2019 11:26:47 -0500 [thread overview]
Message-ID: <20190827162647.GA21347@bogus> (raw)
In-Reply-To: <20190815083716.4715-8-xiaowei.bao@nxp.com>
On Thu, 15 Aug 2019 16:37:14 +0800, Xiaowei Bao wrote:
> Add the pf-offset property for multiple PF.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> ---
> Documentation/devicetree/bindings/pci/designware-pcie.txt | 1 +
> 1 file changed, 1 insertion(+)
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
Cc: jingoohan1@gmail.com, gustavo.pimentel@synopsys.com,
bhelgaas@google.com, robh+dt@kernel.org, mark.rutland@arm.com,
shawnguo@kernel.org, leoyang.li@nxp.com, kishon@ti.com,
lorenzo.pieralisi@arm.com, arnd@arndb.de,
gregkh@linuxfoundation.org, minghuan.Lian@nxp.com,
mingkai.hu@nxp.com, roy.zang@nxp.com, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linuxppc-dev@lists.ozlabs.org, Xiaowei Bao <xiaowei.bao@nxp.com>
Subject: Re: [PATCH 08/10] dt-bindings: PCI: Add the pf-offset property
Date: Tue, 27 Aug 2019 11:26:47 -0500 [thread overview]
Message-ID: <20190827162647.GA21347@bogus> (raw)
In-Reply-To: <20190815083716.4715-8-xiaowei.bao@nxp.com>
On Thu, 15 Aug 2019 16:37:14 +0800, Xiaowei Bao wrote:
> Add the pf-offset property for multiple PF.
>
> Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
> ---
> Documentation/devicetree/bindings/pci/designware-pcie.txt | 1 +
> 1 file changed, 1 insertion(+)
>
Reviewed-by: Rob Herring <robh@kernel.org>
next prev parent reply other threads:[~2019-08-27 16:26 UTC|newest]
Thread overview: 82+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-08-15 8:37 [PATCH 01/10] PCI: designware-ep: Add multiple PFs support for DWC Xiaowei Bao
2019-08-15 8:37 ` Xiaowei Bao
2019-08-15 8:37 ` [PATCH 02/10] PCI: designware-ep: Add the doorbell mode of MSI-X in EP mode Xiaowei Bao
2019-08-15 8:37 ` Xiaowei Bao
2019-08-15 11:53 ` Andrew Murray
2019-08-15 11:53 ` Andrew Murray
2019-08-15 11:53 ` Andrew Murray
2019-08-16 2:58 ` Xiaowei Bao
2019-08-16 2:58 ` Xiaowei Bao
2019-08-16 2:58 ` Xiaowei Bao
2019-08-16 2:58 ` Xiaowei Bao
2019-08-16 10:20 ` Andrew Murray
2019-08-16 10:20 ` Andrew Murray
2019-08-16 10:20 ` Andrew Murray
2019-08-16 10:20 ` Andrew Murray
2019-08-16 11:01 ` Xiaowei Bao
2019-08-16 11:01 ` Xiaowei Bao
2019-08-16 11:01 ` Xiaowei Bao
2019-08-16 11:01 ` Xiaowei Bao
2019-08-16 10:49 ` Kishon Vijay Abraham I
2019-08-16 10:49 ` Kishon Vijay Abraham I
2019-08-16 10:49 ` Kishon Vijay Abraham I
2019-08-16 10:49 ` Kishon Vijay Abraham I
2019-08-16 11:14 ` Xiaowei Bao
2019-08-16 11:14 ` Xiaowei Bao
2019-08-16 11:14 ` Xiaowei Bao
2019-08-16 11:14 ` Xiaowei Bao
2019-08-15 8:37 ` [PATCH 03/10] PCI: designware-ep: Move the function of getting MSI capability forward Xiaowei Bao
2019-08-15 8:37 ` Xiaowei Bao
2019-08-15 8:37 ` [PATCH 04/10] dt-bindings: pci: layerscape-pci: add compatible strings for ls1088a and ls2088a Xiaowei Bao
2019-08-15 8:37 ` Xiaowei Bao
2019-08-15 8:37 ` [PATCH 05/10] PCI: layerscape: Modify the way of getting capability with different PEX Xiaowei Bao
2019-08-15 8:37 ` Xiaowei Bao
2019-08-15 12:51 ` Andrew Murray
2019-08-15 12:51 ` Andrew Murray
2019-08-15 12:51 ` Andrew Murray
2019-08-16 3:00 ` Xiaowei Bao
2019-08-16 3:00 ` Xiaowei Bao
2019-08-16 3:00 ` Xiaowei Bao
2019-08-16 3:00 ` Xiaowei Bao
2019-08-16 10:25 ` Andrew Murray
2019-08-16 10:25 ` Andrew Murray
2019-08-16 10:25 ` Andrew Murray
2019-08-16 10:25 ` Andrew Murray
2019-08-16 11:03 ` Xiaowei Bao
2019-08-16 11:03 ` Xiaowei Bao
2019-08-16 11:03 ` Xiaowei Bao
2019-08-16 11:03 ` Xiaowei Bao
2019-08-15 8:37 ` [PATCH 06/10] PCI: layerscape: Modify the MSIX to the doorbell way Xiaowei Bao
2019-08-15 8:37 ` Xiaowei Bao
2019-08-15 8:37 ` [PATCH 07/10] PCI: layerscape: Fix some format issue of the code Xiaowei Bao
2019-08-15 8:37 ` Xiaowei Bao
2019-08-15 8:37 ` [PATCH 08/10] dt-bindings: PCI: Add the pf-offset property Xiaowei Bao
2019-08-15 8:37 ` Xiaowei Bao
2019-08-27 16:26 ` Rob Herring [this message]
2019-08-27 16:26 ` Rob Herring
2019-08-27 16:26 ` Rob Herring
2019-08-27 16:26 ` Rob Herring
2019-08-15 8:37 ` [PATCH 09/10] arm64: dts: layerscape: Add PCIe EP node for ls1088a Xiaowei Bao
2019-08-15 8:37 ` Xiaowei Bao
2019-08-15 8:37 ` [PATCH 10/10] misc: pci_endpoint_test: Add LS1088a in pci_device_id table Xiaowei Bao
2019-08-15 8:37 ` Xiaowei Bao
2019-08-15 11:31 ` [PATCH 01/10] PCI: designware-ep: Add multiple PFs support for DWC Andrew Murray
2019-08-15 11:31 ` Andrew Murray
2019-08-15 11:31 ` Andrew Murray
2019-08-16 2:55 ` Xiaowei Bao
2019-08-16 2:55 ` Xiaowei Bao
2019-08-16 2:55 ` Xiaowei Bao
2019-08-16 9:44 ` Andrew Murray
2019-08-16 9:44 ` Andrew Murray
2019-08-16 9:44 ` Andrew Murray
2019-08-16 9:44 ` Andrew Murray
2019-08-16 11:00 ` Xiaowei Bao
2019-08-16 11:00 ` Xiaowei Bao
2019-08-16 11:00 ` Xiaowei Bao
2019-08-16 12:35 ` Andrew Murray
2019-08-16 12:35 ` Andrew Murray
2019-08-16 12:35 ` Andrew Murray
2019-08-16 12:35 ` Andrew Murray
2019-08-16 15:11 ` Xiaowei Bao
2019-08-16 15:11 ` Xiaowei Bao
2019-08-16 15:11 ` Xiaowei Bao
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190827162647.GA21347@bogus \
--to=robh@kernel.org \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=gustavo.pimentel@synopsys.com \
--cc=jingoohan1@gmail.com \
--cc=kishon@ti.com \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=mark.rutland@arm.com \
--cc=minghuan.Lian@nxp.com \
--cc=mingkai.hu@nxp.com \
--cc=robh+dt@kernel.org \
--cc=roy.zang@nxp.com \
--cc=shawnguo@kernel.org \
--cc=xiaowei.bao@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.