From: Krzysztof Kozlowski <krzk@kernel.org>
To: Lukasz Luba <l.luba@partner.samsung.com>
Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-pm@vger.kernel.org, linux-samsung-soc@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, b.zolnierkie@samsung.com,
kgene@kernel.org, mark.rutland@arm.com, cw00.choi@samsung.com,
kyungmin.park@samsung.com, m.szyprowski@samsung.com,
s.nawrocki@samsung.com, myungjoo.ham@samsung.com,
robh+dt@kernel.org, willy.mh.wolff.ml@gmail.com
Subject: Re: [PATCH v3 4/4] memory: samsung: exynos5422-dmc: Add support for interrupt from performance counters
Date: Wed, 2 Oct 2019 19:38:14 +0200 [thread overview]
Message-ID: <20191002173814.GF21463@kozik-lap> (raw)
In-Reply-To: <20191002060455.3834-5-l.luba@partner.samsung.com>
On Wed, Oct 02, 2019 at 08:04:55AM +0200, Lukasz Luba wrote:
> Introduce a new interrupt driven mechanism for managing speed of the
> memory controller. The interrupts are generated due to performance
> counters overflow. The performance counters might track memory reads,
> writes, transfers, page misses, etc. In the basic algorithm tracking
> read transfers and calculating memory pressure should be enough to
> skip polling mode in devfreq.
>
> Signed-off-by: Lukasz Luba <l.luba@partner.samsung.com>
> ---
> drivers/memory/samsung/exynos5422-dmc.c | 345 ++++++++++++++++++++++--
Thanks, applied.
Best regards,
Krzysztof
WARNING: multiple messages have this Message-ID (diff)
From: Krzysztof Kozlowski <krzk@kernel.org>
To: Lukasz Luba <l.luba@partner.samsung.com>
Cc: mark.rutland@arm.com, devicetree@vger.kernel.org,
willy.mh.wolff.ml@gmail.com, linux-samsung-soc@vger.kernel.org,
b.zolnierkie@samsung.com, linux-pm@vger.kernel.org,
linux-kernel@vger.kernel.org, robh+dt@kernel.org,
cw00.choi@samsung.com, kyungmin.park@samsung.com,
kgene@kernel.org, myungjoo.ham@samsung.com,
s.nawrocki@samsung.com, linux-arm-kernel@lists.infradead.org,
m.szyprowski@samsung.com
Subject: Re: [PATCH v3 4/4] memory: samsung: exynos5422-dmc: Add support for interrupt from performance counters
Date: Wed, 2 Oct 2019 19:38:14 +0200 [thread overview]
Message-ID: <20191002173814.GF21463@kozik-lap> (raw)
In-Reply-To: <20191002060455.3834-5-l.luba@partner.samsung.com>
On Wed, Oct 02, 2019 at 08:04:55AM +0200, Lukasz Luba wrote:
> Introduce a new interrupt driven mechanism for managing speed of the
> memory controller. The interrupts are generated due to performance
> counters overflow. The performance counters might track memory reads,
> writes, transfers, page misses, etc. In the basic algorithm tracking
> read transfers and calculating memory pressure should be enough to
> skip polling mode in devfreq.
>
> Signed-off-by: Lukasz Luba <l.luba@partner.samsung.com>
> ---
> drivers/memory/samsung/exynos5422-dmc.c | 345 ++++++++++++++++++++++--
Thanks, applied.
Best regards,
Krzysztof
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2019-10-02 17:38 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <CGME20191002060503eucas1p25fb14ebbf05a5599f8faeacbd3a15887@eucas1p2.samsung.com>
2019-10-02 6:04 ` [PATCH v3 0/4] Exynos5 DMC interrupt mode Lukasz Luba
2019-10-02 6:04 ` Lukasz Luba
2019-10-02 6:04 ` [PATCH v3 1/4] dt-bindings: memory-controllers: Add Exynos5422 DMC interrupts description Lukasz Luba
2019-10-02 6:04 ` Lukasz Luba
2019-10-02 17:23 ` Krzysztof Kozlowski
2019-10-02 17:23 ` Krzysztof Kozlowski
2019-10-02 17:23 ` Krzysztof Kozlowski
2019-10-02 6:04 ` [PATCH v3 2/4] ARM: dts: exynos: Add interrupt to DMC controller in Exynos5422 Lukasz Luba
2019-10-02 6:04 ` Lukasz Luba
2019-10-02 17:24 ` Krzysztof Kozlowski
2019-10-02 17:24 ` Krzysztof Kozlowski
2019-10-02 6:04 ` [PATCH v3 3/4] ARM: dts: exynos: map 0x10000 SFR instead of 0x100 in DMC Exynos5422 Lukasz Luba
2019-10-02 6:04 ` Lukasz Luba
2019-10-02 17:29 ` Krzysztof Kozlowski
2019-10-02 17:29 ` Krzysztof Kozlowski
2019-10-02 6:04 ` [PATCH v3 4/4] memory: samsung: exynos5422-dmc: Add support for interrupt from performance counters Lukasz Luba
2019-10-02 6:04 ` Lukasz Luba
2019-10-02 17:38 ` Krzysztof Kozlowski [this message]
2019-10-02 17:38 ` Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20191002173814.GF21463@kozik-lap \
--to=krzk@kernel.org \
--cc=b.zolnierkie@samsung.com \
--cc=cw00.choi@samsung.com \
--cc=devicetree@vger.kernel.org \
--cc=kgene@kernel.org \
--cc=kyungmin.park@samsung.com \
--cc=l.luba@partner.samsung.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux-samsung-soc@vger.kernel.org \
--cc=m.szyprowski@samsung.com \
--cc=mark.rutland@arm.com \
--cc=myungjoo.ham@samsung.com \
--cc=robh+dt@kernel.org \
--cc=s.nawrocki@samsung.com \
--cc=willy.mh.wolff.ml@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.