From: Joerg Roedel <joro@8bytes.org>
To: Suravee Suthikulpanit <suravee.suthikulpanit@amd.com>
Cc: iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH 0/2] iommu/amd: Fixes for x2APIC support
Date: Tue, 17 Dec 2019 10:34:27 +0100 [thread overview]
Message-ID: <20191217093427.GD8689@8bytes.org> (raw)
In-Reply-To: <1574258149-15602-1-git-send-email-suravee.suthikulpanit@amd.com>
On Wed, Nov 20, 2019 at 07:55:47AM -0600, Suravee Suthikulpanit wrote:
> Adding feature support check for MMIO access to MSI capability
> block registers when enabling x2APIC (XT) mode. Also fix up logic
> for checking XT feature support for IVHD type 10h.
>
> Suravee Suthikulpanit (2):
> iommu/amd: Check feature support bit before accessing MSI capability
> registers
> iommu/amd: Only support x2APIC with IVHD type 11h/40h
Applied both, thanks Suravee.
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu
WARNING: multiple messages have this Message-ID (diff)
From: Joerg Roedel <joro@8bytes.org>
To: Suravee Suthikulpanit <suravee.suthikulpanit@amd.com>
Cc: linux-kernel@vger.kernel.org, iommu@lists.linux-foundation.org
Subject: Re: [PATCH 0/2] iommu/amd: Fixes for x2APIC support
Date: Tue, 17 Dec 2019 10:34:27 +0100 [thread overview]
Message-ID: <20191217093427.GD8689@8bytes.org> (raw)
In-Reply-To: <1574258149-15602-1-git-send-email-suravee.suthikulpanit@amd.com>
On Wed, Nov 20, 2019 at 07:55:47AM -0600, Suravee Suthikulpanit wrote:
> Adding feature support check for MMIO access to MSI capability
> block registers when enabling x2APIC (XT) mode. Also fix up logic
> for checking XT feature support for IVHD type 10h.
>
> Suravee Suthikulpanit (2):
> iommu/amd: Check feature support bit before accessing MSI capability
> registers
> iommu/amd: Only support x2APIC with IVHD type 11h/40h
Applied both, thanks Suravee.
next prev parent reply other threads:[~2019-12-17 9:34 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-11-20 13:55 [PATCH 0/2] iommu/amd: Fixes for x2APIC support Suravee Suthikulpanit
2019-11-20 13:55 ` [PATCH 1/2] iommu/amd: Check feature support bit before accessing MSI capability registers Suravee Suthikulpanit
2019-11-20 13:55 ` [PATCH 2/2] iommu/amd: Only support x2APIC with IVHD type 11h/40h Suravee Suthikulpanit
2019-12-17 9:34 ` Joerg Roedel [this message]
2019-12-17 9:34 ` [PATCH 0/2] iommu/amd: Fixes for x2APIC support Joerg Roedel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20191217093427.GD8689@8bytes.org \
--to=joro@8bytes.org \
--cc=iommu@lists.linux-foundation.org \
--cc=linux-kernel@vger.kernel.org \
--cc=suravee.suthikulpanit@amd.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.