All of lore.kernel.org
 help / color / mirror / Atom feed
From: Oliver Graute <oliver.graute@gmail.com>
To: Dong Aisheng <aisheng.dong@nxp.com>
Cc: linux-arm-kernel@lists.infradead.org,
	Mark Rutland <mark.rutland@arm.com>,
	devicetree@vger.kernel.org, sboyd@kernel.org,
	mturquette@baylibre.com, Rob Herring <robh+dt@kernel.org>,
	linux-imx@nxp.com, kernel@pengutronix.de, fabio.estevam@nxp.com,
	shawnguo@kernel.org, linux-clk@vger.kernel.org, peng.fan@nxp.com
Subject: Re: [PATCH RESEND v3 14/15] arm64: dts: imx: add imx8qm mek support
Date: Tue, 25 Feb 2020 10:07:55 +0100	[thread overview]
Message-ID: <20200225090755.GA17799@optiplex> (raw)
In-Reply-To: <1573994635-14479-15-git-send-email-aisheng.dong@nxp.com>

On 17/11/19, Dong Aisheng wrote:
> The i.MX8QuadMax is a Dual (2x) Cortex-A72 and Quad (4x) Cortex-A53
> proccessor with powerful graphic and multimedia features.
> This patch adds i.MX8QuadMax MEK board support.
> 
> Note that MX8QM needs a special workaround for TLB flush due to a SoC
> errata, otherwise there may be random crash if enable both clusters of
> A72 and A53. As the errata workaround is still not in mainline, so we
> disable A72 cluster first for MX8QM MEK.

can you point me to the errata workaround patch for the MMU/TLB Coherency
issue? I observe the same issue here with another imx8qm board.

Best Regards,

Oliver

WARNING: multiple messages have this Message-ID (diff)
From: Oliver Graute <oliver.graute@gmail.com>
To: Dong Aisheng <aisheng.dong@nxp.com>
Cc: Mark Rutland <mark.rutland@arm.com>,
	devicetree@vger.kernel.org, peng.fan@nxp.com, sboyd@kernel.org,
	mturquette@baylibre.com, Rob Herring <robh+dt@kernel.org>,
	linux-imx@nxp.com, kernel@pengutronix.de, fabio.estevam@nxp.com,
	shawnguo@kernel.org, linux-clk@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH RESEND v3 14/15] arm64: dts: imx: add imx8qm mek support
Date: Tue, 25 Feb 2020 10:07:55 +0100	[thread overview]
Message-ID: <20200225090755.GA17799@optiplex> (raw)
In-Reply-To: <1573994635-14479-15-git-send-email-aisheng.dong@nxp.com>

On 17/11/19, Dong Aisheng wrote:
> The i.MX8QuadMax is a Dual (2x) Cortex-A72 and Quad (4x) Cortex-A53
> proccessor with powerful graphic and multimedia features.
> This patch adds i.MX8QuadMax MEK board support.
> 
> Note that MX8QM needs a special workaround for TLB flush due to a SoC
> errata, otherwise there may be random crash if enable both clusters of
> A72 and A53. As the errata workaround is still not in mainline, so we
> disable A72 cluster first for MX8QM MEK.

can you point me to the errata workaround patch for the MMU/TLB Coherency
issue? I observe the same issue here with another imx8qm board.

Best Regards,

Oliver

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2020-02-25  9:19 UTC|newest]

Thread overview: 36+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-11-17 12:43 [PATCH RESEND v3 00/15] arm64: dts: imx8: architecture improvement and adding imx8qm support Dong Aisheng
2019-11-17 12:43 ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 01/15] arm64: dts: imx8qxp: add fallback compatible string for scu pd Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 02/15] arm64: dts: imx8qxp: move scu pd node before scu clock node Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 03/15] arm64: dts: imx8qxp: orginize dts in subsystems Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 04/15] arm64: dts: imx8: add lsio lpcg clocks Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 05/15] arm64: dts: imx8: add conn " Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 06/15] arm64: dts: imx8: add adma " Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 07/15] arm64: dts: imx8: switch to two cell scu clock binding Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 08/15] arm64: dts: imx8: switch to new lpcg " Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 09/15] arm64: dts: imx8qm: add lsio ss support Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 10/15] arm64: dts: imx8qm: add conn " Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 11/15] arm64: dts: imx8: split adma ss into dma and audio ss Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 12/15] arm64: dts: imx8qm: add dma ss support Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 13/15] arm64: dts: imx: add imx8qm common dts file Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2019-11-17 12:43 ` [PATCH RESEND v3 14/15] arm64: dts: imx: add imx8qm mek support Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2020-02-25  9:07   ` Oliver Graute [this message]
2020-02-25  9:07     ` Oliver Graute
2019-11-17 12:43 ` [PATCH RESEND v3 15/15] arm64: defconfig: " Dong Aisheng
2019-11-17 12:43   ` Dong Aisheng
2020-04-07  2:25 ` [PATCH RESEND v3 00/15] arm64: dts: imx8: architecture improvement and adding imx8qm support Aisheng Dong
2020-04-07  2:25   ` Aisheng Dong

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20200225090755.GA17799@optiplex \
    --to=oliver.graute@gmail.com \
    --cc=aisheng.dong@nxp.com \
    --cc=devicetree@vger.kernel.org \
    --cc=fabio.estevam@nxp.com \
    --cc=kernel@pengutronix.de \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-imx@nxp.com \
    --cc=mark.rutland@arm.com \
    --cc=mturquette@baylibre.com \
    --cc=peng.fan@nxp.com \
    --cc=robh+dt@kernel.org \
    --cc=sboyd@kernel.org \
    --cc=shawnguo@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.