From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: "Laxminarayan Bharadiya,
Pankaj" <pankaj.laxminarayan.bharadiya@intel.com>
Cc: "Lattannavar, Sameer" <sameer.lattannavar@intel.com>,
"daniels@collabora.com" <daniels@collabora.com>,
David Airlie <airlied@linux.ie>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>,
"dri-devel@lists.freedesktop.org"
<dri-devel@lists.freedesktop.org>,
"Vivi, Rodrigo" <rodrigo.vivi@intel.com>
Subject: Re: [PATCH v2 3/5] drm/i915: Introduce scaling filter related registers and bit fields.
Date: Tue, 24 Mar 2020 18:43:51 +0200 [thread overview]
Message-ID: <20200324164351.GY13686@intel.com> (raw)
In-Reply-To: <E92BA18FDE0A5B43B7B3DA7FCA031286057CDBC4@BGSMSX107.gar.corp.intel.com>
On Tue, Mar 24, 2020 at 02:36:10PM +0000, Laxminarayan Bharadiya, Pankaj wrote:
>
>
> > -----Original Message-----
> > From: Ville Syrjälä <ville.syrjala@linux.intel.com>
> > Sent: 23 March 2020 20:09
> > To: Laxminarayan Bharadiya, Pankaj
> > <pankaj.laxminarayan.bharadiya@intel.com>
> > Cc: Lattannavar, Sameer <sameer.lattannavar@intel.com>;
> > jani.nikula@linux.intel.com; daniel@ffwll.ch; intel-gfx@lists.freedesktop.org;
> > dri-devel@lists.freedesktop.org; daniels@collabora.com; Joonas Lahtinen
> > <joonas.lahtinen@linux.intel.com>; Vivi, Rodrigo <rodrigo.vivi@intel.com>;
> > David Airlie <airlied@linux.ie>
> > Subject: Re: [PATCH v2 3/5] drm/i915: Introduce scaling filter related registers
> > and bit fields.
> >
> > On Thu, Mar 19, 2020 at 03:51:01PM +0530, Pankaj Bharadiya wrote:
> > > Introduce scaler registers and bit fields needed to configure the
> > > scaling filter in prgrammed mode and configure scaling filter
> > > coefficients.
> > >
> > > changes since v1:
> > > * None
> > > changes since RFC:
> > > * Parametrize scaler coeffient macros by 'set' (Ville)
> > >
> > > Signed-off-by: Shashank Sharma <shashank.sharma@intel.com>
> > > Signed-off-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
> > > Signed-off-by: Pankaj Bharadiya
> > > <pankaj.laxminarayan.bharadiya@intel.com>
> > > ---
> > > drivers/gpu/drm/i915/i915_reg.h | 48
> > > +++++++++++++++++++++++++++++++++
> > > 1 file changed, 48 insertions(+)
> > >
> > > diff --git a/drivers/gpu/drm/i915/i915_reg.h
> > > b/drivers/gpu/drm/i915/i915_reg.h index 9c53fe918be6..d40f12d2a6b5
> > > 100644
> > > --- a/drivers/gpu/drm/i915/i915_reg.h
> > > +++ b/drivers/gpu/drm/i915/i915_reg.h
> > > @@ -7205,6 +7205,7 @@ enum {
> > > #define PS_PLANE_SEL(plane) (((plane) + 1) << 25)
> > > #define PS_FILTER_MASK (3 << 23)
> > > #define PS_FILTER_MEDIUM (0 << 23)
> > > +#define PS_FILTER_PROGRAMMED (1 << 23)
> > > #define PS_FILTER_EDGE_ENHANCE (2 << 23)
> > > #define PS_FILTER_BILINEAR (3 << 23)
> > > #define PS_VERT3TAP (1 << 21)
> > > @@ -7219,6 +7220,10 @@ enum {
> > > #define PS_VADAPT_MODE_MOST_ADAPT (3 << 5) #define
> > > PS_PLANE_Y_SEL_MASK (7 << 5) #define PS_PLANE_Y_SEL(plane) (((plane)
> > > + 1) << 5)
> > > +#define PS_Y_VERT_FILTER_SELECT(set) ((set) << 4)
> > > +#define PS_Y_HORZ_FILTER_SELECT(set) ((set) << 3)
> > > +#define PS_UV_VERT_FILTER_SELECT(set) ((set) << 2) #define
> > > +PS_UV_HORZ_FILTER_SELECT(set) ((set) << 1)
> > >
> > > #define _PS_PWR_GATE_1A 0x68160
> > > #define _PS_PWR_GATE_2A 0x68260
> > > @@ -7281,6 +7286,25 @@ enum {
> > > #define _PS_ECC_STAT_2B 0x68AD0
> > > #define _PS_ECC_STAT_1C 0x691D0
> > >
> > > +#define _PS_COEF_SET0_INDEX_1A 0x68198
> > > +#define _PS_COEF_SET0_INDEX_2A 0x68298
> > > +#define _PS_COEF_SET0_INDEX_1B 0x68998
> > > +#define _PS_COEF_SET0_INDEX_2B 0x68A98
> > > +#define _PS_COEF_SET1_INDEX_1A 0x681A0
> > > +#define _PS_COEF_SET1_INDEX_2A 0x682A0
> > > +#define _PS_COEF_SET1_INDEX_1B 0x689A0
> > > +#define _PS_COEF_SET1_INDEX_2B 0x68AA0
> > > +#define PS_COEE_INDEX_AUTO_INC (1 << 10)
> > > +
> > > +#define _PS_COEF_SET0_DATA_1A 0x6819C
> > > +#define _PS_COEF_SET0_DATA_2A 0x6829C
> > > +#define _PS_COEF_SET0_DATA_1B 0x6899C
> > > +#define _PS_COEF_SET0_DATA_2B 0x68A9C
> > > +#define _PS_COEF_SET1_DATA_1A 0x681A4
> > > +#define _PS_COEF_SET1_DATA_2A 0x682A4
> > > +#define _PS_COEF_SET1_DATA_1B 0x689A4
> > > +#define _PS_COEF_SET1_DATA_2B 0x68AA4
> > > +
> > > #define _ID(id, a, b) _PICK_EVEN(id, a, b)
> > > #define SKL_PS_CTRL(pipe, id) _MMIO_PIPE(pipe, \
> > > _ID(id, _PS_1A_CTRL, _PS_2A_CTRL), \
> > > @@ -7310,6 +7334,30 @@ enum {
> > > _ID(id, _PS_ECC_STAT_1A, _PS_ECC_STAT_2A), \
> > > _ID(id, _PS_ECC_STAT_1B, _PS_ECC_STAT_2B))
> > >
> > > +#define _SKL_PS_COEF_INDEX_SET0(pipe, id) _ID(pipe, \
> > > + _ID(id, _PS_COEF_SET0_INDEX_1A,
> > _PS_COEF_SET0_INDEX_2A), \
> > > + _ID(id, _PS_COEF_SET0_INDEX_1B,
> > _PS_COEF_SET0_INDEX_2B))
> > > +
> > > +#define _SKL_PS_COEF_INDEX_SET1(pipe, id) _ID(pipe, \
> > > + _ID(id, _PS_COEF_SET1_INDEX_1A,
> > _PS_COEF_SET1_INDEX_2A), \
> > > + _ID(id, _PS_COEF_SET1_INDEX_1B,
> > _PS_COEF_SET1_INDEX_2B))
> > > +
> > > +#define _SKL_PS_COEF_DATA_SET0(pipe, id) _ID(pipe, \
> > > + _ID(id, _PS_COEF_SET0_DATA_1A,
> > _PS_COEF_SET0_DATA_2A), \
> > > + _ID(id, _PS_COEF_SET0_DATA_1B,
> > _PS_COEF_SET0_DATA_2B))
> > > +
> > > +#define _SKL_PS_COEF_DATA_SET1(pipe, id) _ID(pipe, \
> > > + _ID(id, _PS_COEF_SET1_DATA_1A,
> > _PS_COEF_SET1_DATA_2A), \
> > > + _ID(id, _PS_COEF_SET1_DATA_1B,
> > _PS_COEF_SET1_DATA_2B))
> > > +
> > > +#define SKL_PS_COEF_INDEX_SET(pipe, id, set) \
> > > + _MMIO_PIPE(set, _SKL_PS_COEF_INDEX_SET0(pipe, id),
> > \
> > > + _SKL_PS_COEF_INDEX_SET1(pipe, id))
> > > +
> > > +#define SKL_PS_COEF_DATA_SET(pipe, id, set) \
> > > + _MMIO_PIPE(set, _SKL_PS_COEF_DATA_SET0(pipe, id),
> > \
> > > + _SKL_PS_COEF_DATA_SET1(pipe, id))
> >
> > I'd name those CNL_PS_COEF_{DATA,INDEX}(). Or maybe eeven GLK_ since it
> > already has this despite not being officially supported.
>
> All other existing scaler macros start will SKL_PS_*, adding new CNL_PS_* may
> lead to confusion IMO since we will end up in using mixed SKL_PS_* and CNL_PS_* name
> to configure scaler.
They are called SKL_ because skl is where they got introduced.
>
> >
> > Also I'd probably just have used +(set)*8 instead of adding another trip through
> > _PICK_EVEN(). It's getting a bit hard to read this.
>
> OK.
> How does this sound like? -
>
> +#define SKL_PS_COEF_INDEX_SET(pipe, id, set) _MMIO_PIPE(pipe, \
> + _ID(id, _PS_COEF_SET0_INDEX_1A, _PS_COEF_SET0_INDEX_2A) + (set) * 8, \
> + _ID(id, _PS_COEF_SET0_INDEX_1B, _PS_COEF_SET0_INDEX_2B) + (set) * 8)
>
> +#define SKL_PS_COEF_DATA_SET(pipe, id, set) _MMIO_PIPE(pipe, \
> + _ID(id, _PS_COEF_SET0_DATA_1A, _PS_COEF_SET0_DATA_2A) + (set) * 8, \
> + _ID(id, _PS_COEF_SET0_DATA_1B, _PS_COEF_SET0_DATA_2B) + (set) * 8)
Looks all right.
>
> Thanks,
> Pankaj
> >
> > > +
> > > /* legacy palette */
> > > #define _LGC_PALETTE_A 0x4a000
> > > #define _LGC_PALETTE_B 0x4a800
> > > --
> > > 2.23.0
> >
> > --
> > Ville Syrjälä
> > Intel
--
Ville Syrjälä
Intel
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
WARNING: multiple messages have this Message-ID (diff)
From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: "Laxminarayan Bharadiya,
Pankaj" <pankaj.laxminarayan.bharadiya@intel.com>
Cc: "daniels@collabora.com" <daniels@collabora.com>,
David Airlie <airlied@linux.ie>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>,
"dri-devel@lists.freedesktop.org"
<dri-devel@lists.freedesktop.org>
Subject: Re: [Intel-gfx] [PATCH v2 3/5] drm/i915: Introduce scaling filter related registers and bit fields.
Date: Tue, 24 Mar 2020 18:43:51 +0200 [thread overview]
Message-ID: <20200324164351.GY13686@intel.com> (raw)
In-Reply-To: <E92BA18FDE0A5B43B7B3DA7FCA031286057CDBC4@BGSMSX107.gar.corp.intel.com>
On Tue, Mar 24, 2020 at 02:36:10PM +0000, Laxminarayan Bharadiya, Pankaj wrote:
>
>
> > -----Original Message-----
> > From: Ville Syrjälä <ville.syrjala@linux.intel.com>
> > Sent: 23 March 2020 20:09
> > To: Laxminarayan Bharadiya, Pankaj
> > <pankaj.laxminarayan.bharadiya@intel.com>
> > Cc: Lattannavar, Sameer <sameer.lattannavar@intel.com>;
> > jani.nikula@linux.intel.com; daniel@ffwll.ch; intel-gfx@lists.freedesktop.org;
> > dri-devel@lists.freedesktop.org; daniels@collabora.com; Joonas Lahtinen
> > <joonas.lahtinen@linux.intel.com>; Vivi, Rodrigo <rodrigo.vivi@intel.com>;
> > David Airlie <airlied@linux.ie>
> > Subject: Re: [PATCH v2 3/5] drm/i915: Introduce scaling filter related registers
> > and bit fields.
> >
> > On Thu, Mar 19, 2020 at 03:51:01PM +0530, Pankaj Bharadiya wrote:
> > > Introduce scaler registers and bit fields needed to configure the
> > > scaling filter in prgrammed mode and configure scaling filter
> > > coefficients.
> > >
> > > changes since v1:
> > > * None
> > > changes since RFC:
> > > * Parametrize scaler coeffient macros by 'set' (Ville)
> > >
> > > Signed-off-by: Shashank Sharma <shashank.sharma@intel.com>
> > > Signed-off-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
> > > Signed-off-by: Pankaj Bharadiya
> > > <pankaj.laxminarayan.bharadiya@intel.com>
> > > ---
> > > drivers/gpu/drm/i915/i915_reg.h | 48
> > > +++++++++++++++++++++++++++++++++
> > > 1 file changed, 48 insertions(+)
> > >
> > > diff --git a/drivers/gpu/drm/i915/i915_reg.h
> > > b/drivers/gpu/drm/i915/i915_reg.h index 9c53fe918be6..d40f12d2a6b5
> > > 100644
> > > --- a/drivers/gpu/drm/i915/i915_reg.h
> > > +++ b/drivers/gpu/drm/i915/i915_reg.h
> > > @@ -7205,6 +7205,7 @@ enum {
> > > #define PS_PLANE_SEL(plane) (((plane) + 1) << 25)
> > > #define PS_FILTER_MASK (3 << 23)
> > > #define PS_FILTER_MEDIUM (0 << 23)
> > > +#define PS_FILTER_PROGRAMMED (1 << 23)
> > > #define PS_FILTER_EDGE_ENHANCE (2 << 23)
> > > #define PS_FILTER_BILINEAR (3 << 23)
> > > #define PS_VERT3TAP (1 << 21)
> > > @@ -7219,6 +7220,10 @@ enum {
> > > #define PS_VADAPT_MODE_MOST_ADAPT (3 << 5) #define
> > > PS_PLANE_Y_SEL_MASK (7 << 5) #define PS_PLANE_Y_SEL(plane) (((plane)
> > > + 1) << 5)
> > > +#define PS_Y_VERT_FILTER_SELECT(set) ((set) << 4)
> > > +#define PS_Y_HORZ_FILTER_SELECT(set) ((set) << 3)
> > > +#define PS_UV_VERT_FILTER_SELECT(set) ((set) << 2) #define
> > > +PS_UV_HORZ_FILTER_SELECT(set) ((set) << 1)
> > >
> > > #define _PS_PWR_GATE_1A 0x68160
> > > #define _PS_PWR_GATE_2A 0x68260
> > > @@ -7281,6 +7286,25 @@ enum {
> > > #define _PS_ECC_STAT_2B 0x68AD0
> > > #define _PS_ECC_STAT_1C 0x691D0
> > >
> > > +#define _PS_COEF_SET0_INDEX_1A 0x68198
> > > +#define _PS_COEF_SET0_INDEX_2A 0x68298
> > > +#define _PS_COEF_SET0_INDEX_1B 0x68998
> > > +#define _PS_COEF_SET0_INDEX_2B 0x68A98
> > > +#define _PS_COEF_SET1_INDEX_1A 0x681A0
> > > +#define _PS_COEF_SET1_INDEX_2A 0x682A0
> > > +#define _PS_COEF_SET1_INDEX_1B 0x689A0
> > > +#define _PS_COEF_SET1_INDEX_2B 0x68AA0
> > > +#define PS_COEE_INDEX_AUTO_INC (1 << 10)
> > > +
> > > +#define _PS_COEF_SET0_DATA_1A 0x6819C
> > > +#define _PS_COEF_SET0_DATA_2A 0x6829C
> > > +#define _PS_COEF_SET0_DATA_1B 0x6899C
> > > +#define _PS_COEF_SET0_DATA_2B 0x68A9C
> > > +#define _PS_COEF_SET1_DATA_1A 0x681A4
> > > +#define _PS_COEF_SET1_DATA_2A 0x682A4
> > > +#define _PS_COEF_SET1_DATA_1B 0x689A4
> > > +#define _PS_COEF_SET1_DATA_2B 0x68AA4
> > > +
> > > #define _ID(id, a, b) _PICK_EVEN(id, a, b)
> > > #define SKL_PS_CTRL(pipe, id) _MMIO_PIPE(pipe, \
> > > _ID(id, _PS_1A_CTRL, _PS_2A_CTRL), \
> > > @@ -7310,6 +7334,30 @@ enum {
> > > _ID(id, _PS_ECC_STAT_1A, _PS_ECC_STAT_2A), \
> > > _ID(id, _PS_ECC_STAT_1B, _PS_ECC_STAT_2B))
> > >
> > > +#define _SKL_PS_COEF_INDEX_SET0(pipe, id) _ID(pipe, \
> > > + _ID(id, _PS_COEF_SET0_INDEX_1A,
> > _PS_COEF_SET0_INDEX_2A), \
> > > + _ID(id, _PS_COEF_SET0_INDEX_1B,
> > _PS_COEF_SET0_INDEX_2B))
> > > +
> > > +#define _SKL_PS_COEF_INDEX_SET1(pipe, id) _ID(pipe, \
> > > + _ID(id, _PS_COEF_SET1_INDEX_1A,
> > _PS_COEF_SET1_INDEX_2A), \
> > > + _ID(id, _PS_COEF_SET1_INDEX_1B,
> > _PS_COEF_SET1_INDEX_2B))
> > > +
> > > +#define _SKL_PS_COEF_DATA_SET0(pipe, id) _ID(pipe, \
> > > + _ID(id, _PS_COEF_SET0_DATA_1A,
> > _PS_COEF_SET0_DATA_2A), \
> > > + _ID(id, _PS_COEF_SET0_DATA_1B,
> > _PS_COEF_SET0_DATA_2B))
> > > +
> > > +#define _SKL_PS_COEF_DATA_SET1(pipe, id) _ID(pipe, \
> > > + _ID(id, _PS_COEF_SET1_DATA_1A,
> > _PS_COEF_SET1_DATA_2A), \
> > > + _ID(id, _PS_COEF_SET1_DATA_1B,
> > _PS_COEF_SET1_DATA_2B))
> > > +
> > > +#define SKL_PS_COEF_INDEX_SET(pipe, id, set) \
> > > + _MMIO_PIPE(set, _SKL_PS_COEF_INDEX_SET0(pipe, id),
> > \
> > > + _SKL_PS_COEF_INDEX_SET1(pipe, id))
> > > +
> > > +#define SKL_PS_COEF_DATA_SET(pipe, id, set) \
> > > + _MMIO_PIPE(set, _SKL_PS_COEF_DATA_SET0(pipe, id),
> > \
> > > + _SKL_PS_COEF_DATA_SET1(pipe, id))
> >
> > I'd name those CNL_PS_COEF_{DATA,INDEX}(). Or maybe eeven GLK_ since it
> > already has this despite not being officially supported.
>
> All other existing scaler macros start will SKL_PS_*, adding new CNL_PS_* may
> lead to confusion IMO since we will end up in using mixed SKL_PS_* and CNL_PS_* name
> to configure scaler.
They are called SKL_ because skl is where they got introduced.
>
> >
> > Also I'd probably just have used +(set)*8 instead of adding another trip through
> > _PICK_EVEN(). It's getting a bit hard to read this.
>
> OK.
> How does this sound like? -
>
> +#define SKL_PS_COEF_INDEX_SET(pipe, id, set) _MMIO_PIPE(pipe, \
> + _ID(id, _PS_COEF_SET0_INDEX_1A, _PS_COEF_SET0_INDEX_2A) + (set) * 8, \
> + _ID(id, _PS_COEF_SET0_INDEX_1B, _PS_COEF_SET0_INDEX_2B) + (set) * 8)
>
> +#define SKL_PS_COEF_DATA_SET(pipe, id, set) _MMIO_PIPE(pipe, \
> + _ID(id, _PS_COEF_SET0_DATA_1A, _PS_COEF_SET0_DATA_2A) + (set) * 8, \
> + _ID(id, _PS_COEF_SET0_DATA_1B, _PS_COEF_SET0_DATA_2B) + (set) * 8)
Looks all right.
>
> Thanks,
> Pankaj
> >
> > > +
> > > /* legacy palette */
> > > #define _LGC_PALETTE_A 0x4a000
> > > #define _LGC_PALETTE_B 0x4a800
> > > --
> > > 2.23.0
> >
> > --
> > Ville Syrjälä
> > Intel
--
Ville Syrjälä
Intel
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2020-03-24 16:44 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-19 10:20 [PATCH v2 0/5] Introduce drm scaling filter property Pankaj Bharadiya
2020-03-19 10:20 ` [Intel-gfx] " Pankaj Bharadiya
2020-03-19 10:20 ` [PATCH v2 1/5] drm: Introduce plane and CRTC scaling filter properties Pankaj Bharadiya
2020-03-19 10:20 ` [Intel-gfx] " Pankaj Bharadiya
2020-03-23 14:21 ` Ville Syrjälä
2020-03-23 14:21 ` [Intel-gfx] " Ville Syrjälä
2020-03-24 14:22 ` Laxminarayan Bharadiya, Pankaj
2020-03-24 14:22 ` [Intel-gfx] " Laxminarayan Bharadiya, Pankaj
2020-03-19 10:21 ` [PATCH v2 2/5] drm/drm-kms.rst: Add plane and CRTC scaling filter property documentation Pankaj Bharadiya
2020-03-19 10:21 ` [Intel-gfx] " Pankaj Bharadiya
2020-03-19 10:21 ` [PATCH v2 3/5] drm/i915: Introduce scaling filter related registers and bit fields Pankaj Bharadiya
2020-03-19 10:21 ` [Intel-gfx] " Pankaj Bharadiya
2020-03-23 14:39 ` Ville Syrjälä
2020-03-23 14:39 ` [Intel-gfx] " Ville Syrjälä
2020-03-24 14:36 ` Laxminarayan Bharadiya, Pankaj
2020-03-24 14:36 ` [Intel-gfx] " Laxminarayan Bharadiya, Pankaj
2020-03-24 16:43 ` Ville Syrjälä [this message]
2020-03-24 16:43 ` Ville Syrjälä
2020-03-19 10:21 ` [PATCH v2 4/5] drm/i915/display: Add Nearest-neighbor based integer scaling support Pankaj Bharadiya
2020-03-19 10:21 ` [Intel-gfx] " Pankaj Bharadiya
2020-03-23 14:41 ` Ville Syrjälä
2020-03-23 14:41 ` [Intel-gfx] " Ville Syrjälä
2020-03-19 10:21 ` [PATCH v2 5/5] drm/i915: Enable scaling filter for plane and CRTC Pankaj Bharadiya
2020-03-19 10:21 ` [Intel-gfx] " Pankaj Bharadiya
2020-03-23 14:47 ` Ville Syrjälä
2020-03-23 14:47 ` [Intel-gfx] " Ville Syrjälä
2020-03-24 15:32 ` Laxminarayan Bharadiya, Pankaj
2020-03-24 15:32 ` [Intel-gfx] " Laxminarayan Bharadiya, Pankaj
2020-03-24 16:46 ` Ville Syrjälä
2020-03-24 16:46 ` [Intel-gfx] " Ville Syrjälä
2020-03-26 15:15 ` Bharadiya,Pankaj
2020-03-26 15:15 ` [Intel-gfx] " Bharadiya,Pankaj
2020-03-26 15:36 ` Ville Syrjälä
2020-03-26 15:36 ` [Intel-gfx] " Ville Syrjälä
2020-03-19 10:52 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce drm scaling filter property (rev3) Patchwork
2020-03-19 11:17 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-03-19 13:16 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200324164351.GY13686@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=airlied@linux.ie \
--cc=daniels@collabora.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=pankaj.laxminarayan.bharadiya@intel.com \
--cc=rodrigo.vivi@intel.com \
--cc=sameer.lattannavar@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.