From: Roger Pau Monne <roger.pau@citrix.com>
To: <xen-devel@lists.xenproject.org>
Cc: Andrew Cooper <andrew.cooper3@citrix.com>, Wei Liu <wl@xen.org>,
Jan Beulich <jbeulich@suse.com>,
Roger Pau Monne <roger.pau@citrix.com>
Subject: [PATCH v4] x86/idle: prevent entering C6 with in service interrupts on Intel
Date: Thu, 21 May 2020 11:22:58 +0200 [thread overview]
Message-ID: <20200521092258.82503-1-roger.pau@citrix.com> (raw)
Apply a workaround for Intel errata BDX99, CLX30, SKX100, CFW125,
BDF104, BDH85, BDM135, KWB131: "A Pending Fixed Interrupt May Be
Dispatched Before an Interrupt of The Same Priority Completes".
Apply the errata to all server and client models (big cores) from
Broadwell to Cascade Lake. The workaround is grouped together with the
existing fix for errata AAJ72, and the eoi from the function name is
removed.
Signed-off-by: Roger Pau Monné <roger.pau@citrix.com>
---
Changes since v3:
- Remove command line option.
- Switch order of static vs const.
Changes since v2:
- Use x86_match_cpu and apply the workaround to all models from
Broadwell to Cascade Lake.
- Rename command line option to disable-c6-errata.
Changes since v1:
- Unify workaround with errata_c6_eoi_workaround.
- Properly check state in both acpi and mwait drivers.
---
xen/arch/x86/acpi/cpu_idle.c | 38 +++++++++++++++++++++++++++++++----
xen/arch/x86/cpu/mwait-idle.c | 2 +-
xen/include/asm-x86/cpuidle.h | 2 +-
3 files changed, 36 insertions(+), 6 deletions(-)
diff --git a/xen/arch/x86/acpi/cpu_idle.c b/xen/arch/x86/acpi/cpu_idle.c
index 82f108d301..178cb607c2 100644
--- a/xen/arch/x86/acpi/cpu_idle.c
+++ b/xen/arch/x86/acpi/cpu_idle.c
@@ -548,7 +548,7 @@ void trace_exit_reason(u32 *irq_traced)
}
}
-bool errata_c6_eoi_workaround(void)
+bool errata_c6_workaround(void)
{
static int8_t __read_mostly fix_needed = -1;
@@ -573,10 +573,40 @@ bool errata_c6_eoi_workaround(void)
INTEL_FAM6_MODEL(0x2f),
{ }
};
+ /*
+ * Errata BDX99, CLX30, SKX100, CFW125, BDF104, BDH85, BDM135, KWB131:
+ * A Pending Fixed Interrupt May Be Dispatched Before an Interrupt of
+ * The Same Priority Completes.
+ *
+ * Resuming from C6 Sleep-State, with Fixed Interrupts of the same
+ * priority queued (in the corresponding bits of the IRR and ISR APIC
+ * registers), the processor may dispatch the second interrupt (from
+ * the IRR bit) before the first interrupt has completed and written to
+ * the EOI register, causing the first interrupt to never complete.
+ */
+ static const struct x86_cpu_id isr_errata[] = {
+ /* Broadwell */
+ INTEL_FAM6_MODEL(0x47),
+ INTEL_FAM6_MODEL(0x3d),
+ INTEL_FAM6_MODEL(0x4f),
+ INTEL_FAM6_MODEL(0x56),
+ /* Skylake (client) */
+ INTEL_FAM6_MODEL(0x5e),
+ INTEL_FAM6_MODEL(0x4e),
+ /* {Sky/Cascade}lake (server) */
+ INTEL_FAM6_MODEL(0x55),
+ /* {Kaby/Coffee/Whiskey/Amber} Lake */
+ INTEL_FAM6_MODEL(0x9e),
+ INTEL_FAM6_MODEL(0x8e),
+ /* Cannon Lake */
+ INTEL_FAM6_MODEL(0x66),
+ { }
+ };
#undef INTEL_FAM6_MODEL
- fix_needed = cpu_has_apic && !directed_eoi_enabled &&
- x86_match_cpu(eoi_errata);
+ fix_needed = cpu_has_apic &&
+ ((!directed_eoi_enabled && x86_match_cpu(eoi_errata)) ||
+ x86_match_cpu(isr_errata));
}
return (fix_needed && cpu_has_pending_apic_eoi());
@@ -685,7 +715,7 @@ static void acpi_processor_idle(void)
return;
}
- if ( (cx->type >= ACPI_STATE_C3) && errata_c6_eoi_workaround() )
+ if ( (cx->type >= ACPI_STATE_C3) && errata_c6_workaround() )
cx = power->safe_state;
diff --git a/xen/arch/x86/cpu/mwait-idle.c b/xen/arch/x86/cpu/mwait-idle.c
index 88a3e160c5..52eab81bf8 100644
--- a/xen/arch/x86/cpu/mwait-idle.c
+++ b/xen/arch/x86/cpu/mwait-idle.c
@@ -770,7 +770,7 @@ static void mwait_idle(void)
return;
}
- if ((cx->type >= 3) && errata_c6_eoi_workaround())
+ if ((cx->type >= 3) && errata_c6_workaround())
cx = power->safe_state;
eax = cx->address;
diff --git a/xen/include/asm-x86/cpuidle.h b/xen/include/asm-x86/cpuidle.h
index 51368694dc..0981a8fd64 100644
--- a/xen/include/asm-x86/cpuidle.h
+++ b/xen/include/asm-x86/cpuidle.h
@@ -26,6 +26,6 @@ void update_idle_stats(struct acpi_processor_power *,
void update_last_cx_stat(struct acpi_processor_power *,
struct acpi_processor_cx *, uint64_t);
-bool errata_c6_eoi_workaround(void);
+bool errata_c6_workaround(void);
#endif /* __X86_ASM_CPUIDLE_H__ */
--
2.26.2
next reply other threads:[~2020-05-21 9:24 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-21 9:22 Roger Pau Monne [this message]
2020-05-22 13:42 ` [PATCH v4] x86/idle: prevent entering C6 with in service interrupts on Intel Jan Beulich
2020-05-22 13:54 ` Roger Pau Monné
2020-05-22 14:05 ` Jan Beulich
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200521092258.82503-1-roger.pau@citrix.com \
--to=roger.pau@citrix.com \
--cc=andrew.cooper3@citrix.com \
--cc=jbeulich@suse.com \
--cc=wl@xen.org \
--cc=xen-devel@lists.xenproject.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.