From: Thierry Reding <thierry.reding@gmail.com>
To: Krishna Reddy <vdumpa@nvidia.com>
Cc: treding@nvidia.com, bhuntsman@nvidia.com, robin.murphy@arm.com,
linux-kernel@vger.kernel.org, iommu@lists.linux-foundation.org,
mperttunen@nvidia.com, talho@nvidia.com, snikam@nvidia.com,
nicolinc@nvidia.com, linux-tegra@vger.kernel.org,
yhsu@nvidia.com, praithatha@nvidia.com, will@kernel.org,
linux-arm-kernel@lists.infradead.org, bbiswas@nvidia.com
Subject: Re: [PATCH v6 2/4] dt-bindings: arm-smmu: Add binding for Tegra194 SMMU
Date: Tue, 23 Jun 2020 10:38:27 +0200 [thread overview]
Message-ID: <20200623083827.GC4098287@ulmo> (raw)
In-Reply-To: <20200604234414.21912-3-vdumpa@nvidia.com>
[-- Attachment #1.1: Type: text/plain, Size: 1037 bytes --]
On Thu, Jun 04, 2020 at 04:44:12PM -0700, Krishna Reddy wrote:
> Add binding for NVIDIA's Tegra194 Soc SMMU that is based
> on ARM MMU-500.
>
> Signed-off-by: Krishna Reddy <vdumpa@nvidia.com>
> ---
> Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> index e3ef1c69d1326..8f7ffd248f303 100644
> --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> @@ -37,6 +37,11 @@ properties:
> - qcom,sc7180-smmu-500
> - qcom,sdm845-smmu-500
> - const: arm,mmu-500
> + - description: NVIDIA SoCs that use more than one "arm,mmu-500"
> + items:
> + - enum:
> + - nvdia,tegra194-smmu-500
The -500 suffix here seems a bit redundant since there's no other type
of SMMU in Tegra194, correct?
Thierry
[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
[-- Attachment #2: Type: text/plain, Size: 156 bytes --]
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu
WARNING: multiple messages have this Message-ID (diff)
From: Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
To: Krishna Reddy <vdumpa-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
Cc: snikam-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
mperttunen-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
bhuntsman-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
will-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org,
joro-zLv9SwRftAIdnm+yROfE0A@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
praithatha-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
talho-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
iommu-cunTk1MwBs9QetFLy7KEm3xJsTq8ys+cHZ5vskTnxNA@public.gmane.org,
nicolinc-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
yhsu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
treding-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
robin.murphy-5wv7dgnIgG8@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
bbiswas-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org
Subject: Re: [PATCH v6 2/4] dt-bindings: arm-smmu: Add binding for Tegra194 SMMU
Date: Tue, 23 Jun 2020 10:38:27 +0200 [thread overview]
Message-ID: <20200623083827.GC4098287@ulmo> (raw)
In-Reply-To: <20200604234414.21912-3-vdumpa-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
[-- Attachment #1: Type: text/plain, Size: 1066 bytes --]
On Thu, Jun 04, 2020 at 04:44:12PM -0700, Krishna Reddy wrote:
> Add binding for NVIDIA's Tegra194 Soc SMMU that is based
> on ARM MMU-500.
>
> Signed-off-by: Krishna Reddy <vdumpa-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
> ---
> Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> index e3ef1c69d1326..8f7ffd248f303 100644
> --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> @@ -37,6 +37,11 @@ properties:
> - qcom,sc7180-smmu-500
> - qcom,sdm845-smmu-500
> - const: arm,mmu-500
> + - description: NVIDIA SoCs that use more than one "arm,mmu-500"
> + items:
> + - enum:
> + - nvdia,tegra194-smmu-500
The -500 suffix here seems a bit redundant since there's no other type
of SMMU in Tegra194, correct?
Thierry
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
WARNING: multiple messages have this Message-ID (diff)
From: Thierry Reding <thierry.reding@gmail.com>
To: Krishna Reddy <vdumpa@nvidia.com>
Cc: snikam@nvidia.com, mperttunen@nvidia.com, bhuntsman@nvidia.com,
will@kernel.org, joro@8bytes.org, linux-kernel@vger.kernel.org,
praithatha@nvidia.com, talho@nvidia.com,
iommu@lists.linux-foundation.org, nicolinc@nvidia.com,
linux-tegra@vger.kernel.org, yhsu@nvidia.com, treding@nvidia.com,
robin.murphy@arm.com, linux-arm-kernel@lists.infradead.org,
bbiswas@nvidia.com
Subject: Re: [PATCH v6 2/4] dt-bindings: arm-smmu: Add binding for Tegra194 SMMU
Date: Tue, 23 Jun 2020 10:38:27 +0200 [thread overview]
Message-ID: <20200623083827.GC4098287@ulmo> (raw)
In-Reply-To: <20200604234414.21912-3-vdumpa@nvidia.com>
[-- Attachment #1: Type: text/plain, Size: 1037 bytes --]
On Thu, Jun 04, 2020 at 04:44:12PM -0700, Krishna Reddy wrote:
> Add binding for NVIDIA's Tegra194 Soc SMMU that is based
> on ARM MMU-500.
>
> Signed-off-by: Krishna Reddy <vdumpa@nvidia.com>
> ---
> Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> index e3ef1c69d1326..8f7ffd248f303 100644
> --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> @@ -37,6 +37,11 @@ properties:
> - qcom,sc7180-smmu-500
> - qcom,sdm845-smmu-500
> - const: arm,mmu-500
> + - description: NVIDIA SoCs that use more than one "arm,mmu-500"
> + items:
> + - enum:
> + - nvdia,tegra194-smmu-500
The -500 suffix here seems a bit redundant since there's no other type
of SMMU in Tegra194, correct?
Thierry
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2020-06-23 8:38 UTC|newest]
Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-06-04 23:44 [PATCH v6 0/4] Nvidia Arm SMMUv2 Implementation Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` [PATCH v6 1/4] iommu/arm-smmu: add NVIDIA implementation for dual ARM MMU-500 usage Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-23 10:29 ` Thierry Reding
2020-06-23 10:29 ` Thierry Reding
2020-06-23 10:29 ` Thierry Reding
2020-06-23 11:16 ` Robin Murphy
2020-06-23 11:16 ` Robin Murphy
2020-06-23 11:16 ` Robin Murphy
2020-06-23 12:47 ` Thierry Reding
2020-06-23 12:47 ` Thierry Reding
2020-06-23 12:47 ` Thierry Reding
2020-06-25 23:13 ` Krishna Reddy
2020-06-25 23:13 ` Krishna Reddy
2020-06-25 23:13 ` Krishna Reddy
2020-06-25 23:13 ` Krishna Reddy
2020-06-04 23:44 ` [PATCH v6 2/4] dt-bindings: arm-smmu: Add binding for Tegra194 SMMU Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-23 8:38 ` Thierry Reding [this message]
2020-06-23 8:38 ` Thierry Reding
2020-06-23 8:38 ` Thierry Reding
2020-06-25 22:32 ` Krishna Reddy
2020-06-25 22:32 ` Krishna Reddy
2020-06-25 22:32 ` Krishna Reddy
2020-06-25 22:32 ` Krishna Reddy
2020-06-04 23:44 ` [PATCH v6 3/4] iommu/arm-smmu: Add global/context fault implementation hooks Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-23 8:36 ` Thierry Reding
2020-06-23 8:36 ` Thierry Reding
2020-06-23 8:36 ` Thierry Reding
2020-06-23 11:30 ` Robin Murphy
2020-06-23 11:30 ` Robin Murphy
2020-06-23 11:30 ` Robin Murphy
2020-06-23 12:33 ` Thierry Reding
2020-06-23 12:33 ` Thierry Reding
2020-06-23 12:33 ` Thierry Reding
2020-06-04 23:44 ` [PATCH v6 4/4] iommu/arm-smmu-nvidia: fix the warning reported by kbuild test robot Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-04 23:44 ` Krishna Reddy
2020-06-23 8:33 ` Thierry Reding
2020-06-23 8:33 ` Thierry Reding
2020-06-23 8:33 ` Thierry Reding
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200623083827.GC4098287@ulmo \
--to=thierry.reding@gmail.com \
--cc=bbiswas@nvidia.com \
--cc=bhuntsman@nvidia.com \
--cc=iommu@lists.linux-foundation.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=mperttunen@nvidia.com \
--cc=nicolinc@nvidia.com \
--cc=praithatha@nvidia.com \
--cc=robin.murphy@arm.com \
--cc=snikam@nvidia.com \
--cc=talho@nvidia.com \
--cc=treding@nvidia.com \
--cc=vdumpa@nvidia.com \
--cc=will@kernel.org \
--cc=yhsu@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.