All of lore.kernel.org
 help / color / mirror / Atom feed
From: Thierry Reding <thierry.reding@gmail.com>
To: Hans de Goede <hdegoede@redhat.com>
Cc: linux-pwm@vger.kernel.org,
	intel-gfx <intel-gfx@lists.freedesktop.org>,
	"Rafael J . Wysocki" <rjw@rjwysocki.net>,
	linux-acpi@vger.kernel.org, dri-devel@lists.freedesktop.org,
	"Uwe Kleine-König" <u.kleine-koenig@pengutronix.de>,
	"Andy Shevchenko" <andriy.shevchenko@linux.intel.com>,
	"Mika Westerberg" <mika.westerberg@linux.intel.com>,
	"Len Brown" <lenb@kernel.org>
Subject: Re: [Intel-gfx] [PATCH v8 10/17] pwm: crc: Fix period changes not having any effect
Date: Mon, 31 Aug 2020 13:15:47 +0200	[thread overview]
Message-ID: <20200831111547.GI1688464@ulmo> (raw)
In-Reply-To: <20200830125753.230420-11-hdegoede@redhat.com>


[-- Attachment #1.1: Type: text/plain, Size: 1919 bytes --]

On Sun, Aug 30, 2020 at 02:57:46PM +0200, Hans de Goede wrote:
> The pwm-crc code is using 2 different enable bits:
> 1. bit 7 of the PWM0_CLK_DIV (PWM_OUTPUT_ENABLE)
> 2. bit 0 of the BACKLIGHT_EN register
> 
> The BACKLIGHT_EN register at address 0x51 really controls a separate
> output-only GPIO which is earmarked to be used as output connected to the
> backlight-enable pin for LCD panels, this GPO is part of the PMIC's
> "Display Panel Control Block." . This pin should probably be moved over
> to a GPIO provider driver (and consumers modified accordingly), but that
> is something for an(other) patch.
> 
> Enabling / disabling the actual PWM output is controlled by the
> PWM_OUTPUT_ENABLE bit of the PWM0_CLK_DIV register.
> 
> As the comment in the old code already indicates we must disable the PWM
> before we can change the clock divider. But the crc_pwm_disable() and
> crc_pwm_enable() calls the old code make for this only change the
> BACKLIGHT_EN register; and the value of that register does not matter for
> changing the period / the divider. What does matter is that the
> PWM_OUTPUT_ENABLE bit must be cleared before a new value can be written.
> 
> This commit modifies crc_pwm_config() to clear PWM_OUTPUT_ENABLE instead
> when changing the period, so that period changes actually work.
> 
> Note this fix will cause a significant behavior change on some devices
> using the CRC PWM output to drive their backlight. Before the PWM would
> always run with the output frequency configured by the BIOS at boot, now
> the period time specified by the i915 driver will actually be honored.
> 
> Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> Signed-off-by: Hans de Goede <hdegoede@redhat.com>
> ---
>  drivers/pwm/pwm-crc.c | 7 ++-----
>  1 file changed, 2 insertions(+), 5 deletions(-)

Acked-by: Thierry Reding <thierry.reding@gmail.com>

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

[-- Attachment #2: Type: text/plain, Size: 160 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

WARNING: multiple messages have this Message-ID (diff)
From: Thierry Reding <thierry.reding@gmail.com>
To: Hans de Goede <hdegoede@redhat.com>
Cc: "Uwe Kleine-König" <u.kleine-koenig@pengutronix.de>,
	"Jani Nikula" <jani.nikula@linux.intel.com>,
	"Joonas Lahtinen" <joonas.lahtinen@linux.intel.com>,
	"Rodrigo Vivi" <rodrigo.vivi@intel.com>,
	"Ville Syrjälä" <ville.syrjala@linux.intel.com>,
	"Rafael J . Wysocki" <rjw@rjwysocki.net>,
	"Len Brown" <lenb@kernel.org>,
	linux-pwm@vger.kernel.org,
	intel-gfx <intel-gfx@lists.freedesktop.org>,
	dri-devel@lists.freedesktop.org,
	"Andy Shevchenko" <andriy.shevchenko@linux.intel.com>,
	"Mika Westerberg" <mika.westerberg@linux.intel.com>,
	linux-acpi@vger.kernel.org
Subject: Re: [PATCH v8 10/17] pwm: crc: Fix period changes not having any effect
Date: Mon, 31 Aug 2020 13:15:47 +0200	[thread overview]
Message-ID: <20200831111547.GI1688464@ulmo> (raw)
In-Reply-To: <20200830125753.230420-11-hdegoede@redhat.com>

[-- Attachment #1: Type: text/plain, Size: 1919 bytes --]

On Sun, Aug 30, 2020 at 02:57:46PM +0200, Hans de Goede wrote:
> The pwm-crc code is using 2 different enable bits:
> 1. bit 7 of the PWM0_CLK_DIV (PWM_OUTPUT_ENABLE)
> 2. bit 0 of the BACKLIGHT_EN register
> 
> The BACKLIGHT_EN register at address 0x51 really controls a separate
> output-only GPIO which is earmarked to be used as output connected to the
> backlight-enable pin for LCD panels, this GPO is part of the PMIC's
> "Display Panel Control Block." . This pin should probably be moved over
> to a GPIO provider driver (and consumers modified accordingly), but that
> is something for an(other) patch.
> 
> Enabling / disabling the actual PWM output is controlled by the
> PWM_OUTPUT_ENABLE bit of the PWM0_CLK_DIV register.
> 
> As the comment in the old code already indicates we must disable the PWM
> before we can change the clock divider. But the crc_pwm_disable() and
> crc_pwm_enable() calls the old code make for this only change the
> BACKLIGHT_EN register; and the value of that register does not matter for
> changing the period / the divider. What does matter is that the
> PWM_OUTPUT_ENABLE bit must be cleared before a new value can be written.
> 
> This commit modifies crc_pwm_config() to clear PWM_OUTPUT_ENABLE instead
> when changing the period, so that period changes actually work.
> 
> Note this fix will cause a significant behavior change on some devices
> using the CRC PWM output to drive their backlight. Before the PWM would
> always run with the output frequency configured by the BIOS at boot, now
> the period time specified by the i915 driver will actually be honored.
> 
> Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> Signed-off-by: Hans de Goede <hdegoede@redhat.com>
> ---
>  drivers/pwm/pwm-crc.c | 7 ++-----
>  1 file changed, 2 insertions(+), 5 deletions(-)

Acked-by: Thierry Reding <thierry.reding@gmail.com>

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

WARNING: multiple messages have this Message-ID (diff)
From: Thierry Reding <thierry.reding@gmail.com>
To: Hans de Goede <hdegoede@redhat.com>
Cc: linux-pwm@vger.kernel.org,
	intel-gfx <intel-gfx@lists.freedesktop.org>,
	"Rafael J . Wysocki" <rjw@rjwysocki.net>,
	linux-acpi@vger.kernel.org, dri-devel@lists.freedesktop.org,
	"Rodrigo Vivi" <rodrigo.vivi@intel.com>,
	"Uwe Kleine-König" <u.kleine-koenig@pengutronix.de>,
	"Andy Shevchenko" <andriy.shevchenko@linux.intel.com>,
	"Mika Westerberg" <mika.westerberg@linux.intel.com>,
	"Len Brown" <lenb@kernel.org>
Subject: Re: [PATCH v8 10/17] pwm: crc: Fix period changes not having any effect
Date: Mon, 31 Aug 2020 13:15:47 +0200	[thread overview]
Message-ID: <20200831111547.GI1688464@ulmo> (raw)
In-Reply-To: <20200830125753.230420-11-hdegoede@redhat.com>


[-- Attachment #1.1: Type: text/plain, Size: 1919 bytes --]

On Sun, Aug 30, 2020 at 02:57:46PM +0200, Hans de Goede wrote:
> The pwm-crc code is using 2 different enable bits:
> 1. bit 7 of the PWM0_CLK_DIV (PWM_OUTPUT_ENABLE)
> 2. bit 0 of the BACKLIGHT_EN register
> 
> The BACKLIGHT_EN register at address 0x51 really controls a separate
> output-only GPIO which is earmarked to be used as output connected to the
> backlight-enable pin for LCD panels, this GPO is part of the PMIC's
> "Display Panel Control Block." . This pin should probably be moved over
> to a GPIO provider driver (and consumers modified accordingly), but that
> is something for an(other) patch.
> 
> Enabling / disabling the actual PWM output is controlled by the
> PWM_OUTPUT_ENABLE bit of the PWM0_CLK_DIV register.
> 
> As the comment in the old code already indicates we must disable the PWM
> before we can change the clock divider. But the crc_pwm_disable() and
> crc_pwm_enable() calls the old code make for this only change the
> BACKLIGHT_EN register; and the value of that register does not matter for
> changing the period / the divider. What does matter is that the
> PWM_OUTPUT_ENABLE bit must be cleared before a new value can be written.
> 
> This commit modifies crc_pwm_config() to clear PWM_OUTPUT_ENABLE instead
> when changing the period, so that period changes actually work.
> 
> Note this fix will cause a significant behavior change on some devices
> using the CRC PWM output to drive their backlight. Before the PWM would
> always run with the output frequency configured by the BIOS at boot, now
> the period time specified by the i915 driver will actually be honored.
> 
> Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> Signed-off-by: Hans de Goede <hdegoede@redhat.com>
> ---
>  drivers/pwm/pwm-crc.c | 7 ++-----
>  1 file changed, 2 insertions(+), 5 deletions(-)

Acked-by: Thierry Reding <thierry.reding@gmail.com>

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

[-- Attachment #2: Type: text/plain, Size: 160 bytes --]

_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel

  reply	other threads:[~2020-08-31 11:15 UTC|newest]

Thread overview: 117+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-08-30 12:57 [Intel-gfx] [PATCH v8 00/17] acpi/pwm/i915: Convert pwm-crc and i915 driver's PWM code to use the atomic PWM API Hans de Goede
2020-08-30 12:57 ` Hans de Goede
2020-08-30 12:57 ` Hans de Goede
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 01/17] ACPI / LPSS: Resume Cherry Trail PWM controller in no-irq phase Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 02/17] ACPI / LPSS: Save Cherry Trail PWM ctx registers only once (at activation) Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 03/17] pwm: lpss: Fix off by one error in base_unit math in pwm_lpss_prepare() Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31 11:01   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:01     ` Thierry Reding
2020-08-31 11:01     ` Thierry Reding
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 04/17] pwm: lpss: Add range limit check for the base_unit register value Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31 11:02   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:02     ` Thierry Reding
2020-08-31 11:02     ` Thierry Reding
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 05/17] pwm: lpss: Add pwm_lpss_prepare_enable() helper Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31 11:03   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:03     ` Thierry Reding
2020-08-31 11:03     ` Thierry Reding
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 06/17] pwm: lpss: Use pwm_lpss_restore() when restoring state on resume Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31 11:10   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:10     ` Thierry Reding
2020-08-31 11:10     ` Thierry Reding
2020-08-31 11:46     ` [Intel-gfx] " Hans de Goede
2020-08-31 11:46       ` Hans de Goede
2020-08-31 11:46       ` Hans de Goede
2020-08-31 13:15       ` [Intel-gfx] " Thierry Reding
2020-08-31 13:15         ` Thierry Reding
2020-08-31 13:15         ` Thierry Reding
2020-08-31 17:57         ` [Intel-gfx] " Hans de Goede
2020-08-31 17:57           ` Hans de Goede
2020-08-31 17:57           ` Hans de Goede
2020-09-01  8:09           ` [Intel-gfx] " Andy Shevchenko
2020-09-01  8:09             ` Andy Shevchenko
2020-09-01  8:09             ` Andy Shevchenko
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 07/17] pwm: lpss: Always update state and set update bit Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31  8:56   ` [Intel-gfx] " Andy Shevchenko
2020-08-31  8:56     ` Andy Shevchenko
2020-08-31  8:56     ` Andy Shevchenko
2020-08-31 11:50     ` [Intel-gfx] " Hans de Goede
2020-08-31 11:50       ` Hans de Goede
2020-08-31 11:50       ` Hans de Goede
2020-08-31 11:13   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:13     ` Thierry Reding
2020-08-31 11:13     ` Thierry Reding
2020-08-31 11:26     ` [Intel-gfx] " Hans de Goede
2020-08-31 11:26       ` Hans de Goede
2020-08-31 11:26       ` Hans de Goede
2020-08-31 13:31       ` [Intel-gfx] " Thierry Reding
2020-08-31 13:31         ` Thierry Reding
2020-08-31 13:31         ` Thierry Reding
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 08/17] pwm: crc: Fix period / duty_cycle times being off by a factor of 256 Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31 11:13   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:13     ` Thierry Reding
2020-08-31 11:13     ` Thierry Reding
2020-08-31 11:14   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:14     ` Thierry Reding
2020-08-31 11:14     ` Thierry Reding
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 09/17] pwm: crc: Fix off-by-one error in the clock-divider calculations Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31 11:15   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:15     ` Thierry Reding
2020-08-31 11:15     ` Thierry Reding
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 10/17] pwm: crc: Fix period changes not having any effect Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31 11:15   ` Thierry Reding [this message]
2020-08-31 11:15     ` Thierry Reding
2020-08-31 11:15     ` Thierry Reding
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 11/17] pwm: crc: Enable/disable PWM output on enable/disable Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31 11:16   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:16     ` Thierry Reding
2020-08-31 11:16     ` Thierry Reding
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 12/17] pwm: crc: Implement apply() method to support the new atomic PWM API Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31 11:17   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:17     ` Thierry Reding
2020-08-31 11:17     ` Thierry Reding
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 13/17] pwm: crc: Implement get_state() method Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-31 11:18   ` [Intel-gfx] " Thierry Reding
2020-08-31 11:18     ` Thierry Reding
2020-08-31 11:18     ` Thierry Reding
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 14/17] drm/i915: panel: Add get_vbt_pwm_freq() helper Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 15/17] drm/i915: panel: Honor the VBT PWM frequency for devs with an external PWM controller Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 16/17] drm/i915: panel: Honor the VBT PWM min setting " Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57 ` [Intel-gfx] [PATCH v8 17/17] drm/i915: panel: Use atomic PWM API " Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 12:57   ` Hans de Goede
2020-08-30 13:25 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for acpi/pwm/i915: Convert pwm-crc and i915 driver's PWM code to use the atomic PWM API Patchwork
2020-08-30 13:43 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-08-30 15:37 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20200831111547.GI1688464@ulmo \
    --to=thierry.reding@gmail.com \
    --cc=andriy.shevchenko@linux.intel.com \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=hdegoede@redhat.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=lenb@kernel.org \
    --cc=linux-acpi@vger.kernel.org \
    --cc=linux-pwm@vger.kernel.org \
    --cc=mika.westerberg@linux.intel.com \
    --cc=rjw@rjwysocki.net \
    --cc=u.kleine-koenig@pengutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.