From: Sasha Levin <sashal@kernel.org>
To: Sasha Levin <sashal@kernel.org>
To: Marc Zyngier <maz@kernel.org>
To: kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Cc: James Morse <james.morse@arm.com>, Will Deacon <will@kernel.org>,
stable@vger.kernel.org
Subject: Re: [PATCH] KVM: arm64: Assume write fault on S1PTW permission fault on instruction fetch
Date: Thu, 10 Sep 2020 16:34:18 +0000 [thread overview]
Message-ID: <20200910163418.EDFD921D40@mail.kernel.org> (raw)
In-Reply-To: <20200909210527.1926996-1-maz@kernel.org>
Hi
[This is an automated email]
This commit has been processed because it contains a -stable tag.
The stable tag indicates that it's relevant for the following trees: all
The bot has tested the following trees: v5.8.7, v5.4.63, v4.19.143, v4.14.196, v4.9.235, v4.4.235.
v5.8.7: Build OK!
v5.4.63: Build OK!
v4.19.143: Failed to apply! Possible dependencies:
0e20f5e25556 ("KVM: arm/arm64: Cleanup MMIO handling")
5c37f1ae1c33 ("KVM: arm64: Ask the compiler to __always_inline functions used at HYP")
5ffdfaedfa0a ("arm64: mm: Support Common Not Private translations")
86d0dd34eaff ("arm64: cpufeature: add feature for CRC32 instructions")
caab277b1de0 ("treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234")
d94d71cb45fd ("treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 266")
v4.14.196: Failed to apply! Possible dependencies:
1fc5dce78ad1 ("arm64/sve: Low-level SVE architectural state manipulation functions")
2e0f2478ea37 ("arm64/sve: Probe SVE capabilities and usable vector lengths")
43994d824e84 ("arm64/sve: Detect SVE and activate runtime support")
5c37f1ae1c33 ("KVM: arm64: Ask the compiler to __always_inline functions used at HYP")
611a7bc74ed2 ("arm64: docs: describe ELF hwcaps")
746647c75afb ("arm64: entry.S convert el0_sync")
7582e22038a2 ("arm64/sve: Backend logic for setting the vector length")
79ab047c75d6 ("arm64/sve: Support vector length resetting for new processes")
94ef7ecbdf6f ("arm64: fpsimd: Correctly annotate exception helpers called from asm")
bc0ee4760364 ("arm64/sve: Core task context handling")
ddd25ad1fde8 ("arm64/sve: Kconfig update and conditional compilation support")
v4.9.235: Failed to apply! Possible dependencies:
016f98afd050 ("irqchip/gic-v3: Use nops macro for Cavium ThunderX erratum 23154")
0e9884fe63c6 ("arm64: sysreg: subsume GICv3 sysreg definitions")
328191c05ed7 ("irqchip/gic-v3-its: Specialise flush_dcache operation")
38fd94b0275c ("arm64: Work around Falkor erratum 1003")
43994d824e84 ("arm64/sve: Detect SVE and activate runtime support")
47863d41ecf8 ("arm64: sysreg: sort by encoding")
4aa8a472c33f ("arm64: Documentation - Expose CPU feature registers")
5c37f1ae1c33 ("KVM: arm64: Ask the compiler to __always_inline functions used at HYP")
611a7bc74ed2 ("arm64: docs: describe ELF hwcaps")
6e01398fe450 ("arm64: arch_timer: document Hisilicon erratum 161010101")
b20d1ba3cf4b ("arm64: cpufeature: allow for version discrepancy in PMU implementations")
b389d7997acb ("arm64: cpufeature: treat unknown fields as RES0")
bca8f17f57bd ("arm64: Get rid of asm/opcodes.h")
c7a3c61fc606 ("arm64: sysreg: add performance monitor registers")
cd9e1927a525 ("arm64: Work around broken .inst when defective gas is detected")
d9ff80f83ecb ("arm64: Work around Falkor erratum 1009")
eab43e88734f ("arm64: cpufeature: Cleanup feature bit tables")
eeb1efbcb83c ("arm64: cpu_errata: Add capability to advertise Cortex-A73 erratum 858921")
f31deaadff0d ("arm64: cpufeature: Don't enforce system-wide SPE capability")
fe4fbdbcddea ("arm64: cpufeature: Track user visible fields")
v4.4.235: Failed to apply! Possible dependencies:
06282fd2c2bf ("arm64: KVM: Implement vgic-v2 save/restore")
0e9884fe63c6 ("arm64: sysreg: subsume GICv3 sysreg definitions")
1b8e83c04ee2 ("arm64: KVM: vgic-v3: Avoid accessing ICH registers")
2d81d425b6d5 ("irqchip/gicv3-its: Introduce two helper functions for accessing BASERn")
328191c05ed7 ("irqchip/gic-v3-its: Specialise flush_dcache operation")
3c13b8f435ac ("KVM: arm/arm64: vgic-v3: Make the LR indexing macro public")
3faf24ea894a ("irqchip/gicv3-its: Implement two-level(indirect) device table support")
466b7d168881 ("irqchip/gicv3-its: Don't allow devices whose ID is outside range")
4b75c4598b5b ("irqchip/gicv3-its: Add a new function for parsing device table BASERn")
5c37f1ae1c33 ("KVM: arm64: Ask the compiler to __always_inline functions used at HYP")
91ef84428a86 ("irqchip/gic-v3: Reset BPR during initialization")
9347359ad0ae ("irqchip/gicv3-its: Split its_alloc_tables() into two functions")
b5525ce898eb ("arm64: KVM: Move GIC accessors to arch_gicv3.h")
c76a0a6695c6 ("arm64: KVM: Add a HYP-specific header file")
d44ffa5ae70a ("irqchip/gic-v3: Convert arm64 GIC accessors to {read,write}_sysreg_s")
f68d2b1b73cc ("arm64: KVM: Implement vgic-v3 save/restore")
fd451b90e78c ("arm64: KVM: vgic-v3: Restore ICH_APR0Rn_EL2 before ICH_APR1Rn_EL2")
NOTE: The patch will not be queued to stable trees until it is upstream.
How should we proceed with this patch?
--
Thanks
Sasha
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Sasha Levin <sashal@kernel.org>
To: Sasha Levin <sashal@kernel.org>
To: Marc Zyngier <maz@kernel.org>
To: kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Cc: Will Deacon <will@kernel.org>, James Morse <james.morse@arm.com>
Cc: stable@vger.kernel.org
Cc: stable@vger.kernel.org
Subject: Re: [PATCH] KVM: arm64: Assume write fault on S1PTW permission fault on instruction fetch
Date: Thu, 10 Sep 2020 16:34:18 +0000 [thread overview]
Message-ID: <20200910163418.EDFD921D40@mail.kernel.org> (raw)
In-Reply-To: <20200909210527.1926996-1-maz@kernel.org>
Hi
[This is an automated email]
This commit has been processed because it contains a -stable tag.
The stable tag indicates that it's relevant for the following trees: all
The bot has tested the following trees: v5.8.7, v5.4.63, v4.19.143, v4.14.196, v4.9.235, v4.4.235.
v5.8.7: Build OK!
v5.4.63: Build OK!
v4.19.143: Failed to apply! Possible dependencies:
0e20f5e25556 ("KVM: arm/arm64: Cleanup MMIO handling")
5c37f1ae1c33 ("KVM: arm64: Ask the compiler to __always_inline functions used at HYP")
5ffdfaedfa0a ("arm64: mm: Support Common Not Private translations")
86d0dd34eaff ("arm64: cpufeature: add feature for CRC32 instructions")
caab277b1de0 ("treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234")
d94d71cb45fd ("treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 266")
v4.14.196: Failed to apply! Possible dependencies:
1fc5dce78ad1 ("arm64/sve: Low-level SVE architectural state manipulation functions")
2e0f2478ea37 ("arm64/sve: Probe SVE capabilities and usable vector lengths")
43994d824e84 ("arm64/sve: Detect SVE and activate runtime support")
5c37f1ae1c33 ("KVM: arm64: Ask the compiler to __always_inline functions used at HYP")
611a7bc74ed2 ("arm64: docs: describe ELF hwcaps")
746647c75afb ("arm64: entry.S convert el0_sync")
7582e22038a2 ("arm64/sve: Backend logic for setting the vector length")
79ab047c75d6 ("arm64/sve: Support vector length resetting for new processes")
94ef7ecbdf6f ("arm64: fpsimd: Correctly annotate exception helpers called from asm")
bc0ee4760364 ("arm64/sve: Core task context handling")
ddd25ad1fde8 ("arm64/sve: Kconfig update and conditional compilation support")
v4.9.235: Failed to apply! Possible dependencies:
016f98afd050 ("irqchip/gic-v3: Use nops macro for Cavium ThunderX erratum 23154")
0e9884fe63c6 ("arm64: sysreg: subsume GICv3 sysreg definitions")
328191c05ed7 ("irqchip/gic-v3-its: Specialise flush_dcache operation")
38fd94b0275c ("arm64: Work around Falkor erratum 1003")
43994d824e84 ("arm64/sve: Detect SVE and activate runtime support")
47863d41ecf8 ("arm64: sysreg: sort by encoding")
4aa8a472c33f ("arm64: Documentation - Expose CPU feature registers")
5c37f1ae1c33 ("KVM: arm64: Ask the compiler to __always_inline functions used at HYP")
611a7bc74ed2 ("arm64: docs: describe ELF hwcaps")
6e01398fe450 ("arm64: arch_timer: document Hisilicon erratum 161010101")
b20d1ba3cf4b ("arm64: cpufeature: allow for version discrepancy in PMU implementations")
b389d7997acb ("arm64: cpufeature: treat unknown fields as RES0")
bca8f17f57bd ("arm64: Get rid of asm/opcodes.h")
c7a3c61fc606 ("arm64: sysreg: add performance monitor registers")
cd9e1927a525 ("arm64: Work around broken .inst when defective gas is detected")
d9ff80f83ecb ("arm64: Work around Falkor erratum 1009")
eab43e88734f ("arm64: cpufeature: Cleanup feature bit tables")
eeb1efbcb83c ("arm64: cpu_errata: Add capability to advertise Cortex-A73 erratum 858921")
f31deaadff0d ("arm64: cpufeature: Don't enforce system-wide SPE capability")
fe4fbdbcddea ("arm64: cpufeature: Track user visible fields")
v4.4.235: Failed to apply! Possible dependencies:
06282fd2c2bf ("arm64: KVM: Implement vgic-v2 save/restore")
0e9884fe63c6 ("arm64: sysreg: subsume GICv3 sysreg definitions")
1b8e83c04ee2 ("arm64: KVM: vgic-v3: Avoid accessing ICH registers")
2d81d425b6d5 ("irqchip/gicv3-its: Introduce two helper functions for accessing BASERn")
328191c05ed7 ("irqchip/gic-v3-its: Specialise flush_dcache operation")
3c13b8f435ac ("KVM: arm/arm64: vgic-v3: Make the LR indexing macro public")
3faf24ea894a ("irqchip/gicv3-its: Implement two-level(indirect) device table support")
466b7d168881 ("irqchip/gicv3-its: Don't allow devices whose ID is outside range")
4b75c4598b5b ("irqchip/gicv3-its: Add a new function for parsing device table BASERn")
5c37f1ae1c33 ("KVM: arm64: Ask the compiler to __always_inline functions used at HYP")
91ef84428a86 ("irqchip/gic-v3: Reset BPR during initialization")
9347359ad0ae ("irqchip/gicv3-its: Split its_alloc_tables() into two functions")
b5525ce898eb ("arm64: KVM: Move GIC accessors to arch_gicv3.h")
c76a0a6695c6 ("arm64: KVM: Add a HYP-specific header file")
d44ffa5ae70a ("irqchip/gic-v3: Convert arm64 GIC accessors to {read,write}_sysreg_s")
f68d2b1b73cc ("arm64: KVM: Implement vgic-v3 save/restore")
fd451b90e78c ("arm64: KVM: vgic-v3: Restore ICH_APR0Rn_EL2 before ICH_APR1Rn_EL2")
NOTE: The patch will not be queued to stable trees until it is upstream.
How should we proceed with this patch?
--
Thanks
Sasha
next prev parent reply other threads:[~2020-09-10 16:35 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-09-09 21:05 [PATCH] KVM: arm64: Assume write fault on S1PTW permission fault on instruction fetch Marc Zyngier
2020-09-09 21:05 ` Marc Zyngier
2020-09-09 21:05 ` Marc Zyngier
2020-09-10 16:34 ` Sasha Levin [this message]
2020-09-10 16:34 ` Sasha Levin
2020-09-11 15:59 ` Will Deacon
2020-09-11 15:59 ` Will Deacon
2020-09-11 15:59 ` Will Deacon
2020-09-14 9:32 ` Marc Zyngier
2020-09-14 9:32 ` Marc Zyngier
2020-09-14 9:32 ` Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200910163418.EDFD921D40@mail.kernel.org \
--to=sashal@kernel.org \
--cc=james.morse@arm.com \
--cc=stable@vger.kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.