From: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
To: Zhen Lei <thunder.leizhen@huawei.com>
Cc: devicetree <devicetree@vger.kernel.org>,
Kefeng Wang <wangkefeng.wang@huawei.com>,
linux-kernel <linux-kernel@vger.kernel.org>,
Wei Xu <xuwei5@hisilicon.com>, Rob Herring <robh+dt@kernel.org>,
Libin <huawei.libin@huawei.com>,
linux-arm-kernel <linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v3 10/21] dt-bindings: arm: hisilicon: convert hisilicon, pcie-sas-subctrl bindings to json-schema
Date: Mon, 28 Sep 2020 10:46:46 +0100 [thread overview]
Message-ID: <20200928104646.000073ce@Huawei.com> (raw)
In-Reply-To: <20200927062129.4573-11-thunder.leizhen@huawei.com>
On Sun, 27 Sep 2020 14:21:18 +0800
Zhen Lei <thunder.leizhen@huawei.com> wrote:
> Convert the Hisilicon HiP05/HiP06 PCIe-SAS subsystem controller binding
> to DT schema format using json-schema.
>
> Signed-off-by: Zhen Lei <thunder.leizhen@huawei.com>
One small thing inline to fix.
Jonathan
> ---
> .../controller/hisilicon,pcie-sas-subctrl.txt | 15 ---------
> .../controller/hisilicon,pcie-sas-subctrl.yaml | 37 ++++++++++++++++++++++
> 2 files changed, 37 insertions(+), 15 deletions(-)
> delete mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.txt
> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.yaml
>
> diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.txt b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.txt
> deleted file mode 100644
> index 43efdaf408f6fe1..000000000000000
> --- a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.txt
> +++ /dev/null
> @@ -1,15 +0,0 @@
> -Hisilicon HiP05/HiP06 PCIe-SAS sub system controller
> -
> -Required properties:
> -- compatible : "hisilicon,pcie-sas-subctrl", "syscon";
> -- reg : Register address and size
> -
> -The PCIe-SAS sub system controller is shared by PCIe and SAS controllers in
> -HiP05 or HiP06 Soc to implement some basic configurations.
> -
> -Example:
> - /* for HiP05 PCIe-SAS sub system */
> - pcie_sas: system_controller@b0000000 {
> - compatible = "hisilicon,pcie-sas-subctrl", "syscon";
> - reg = <0xb0000000 0x10000>;
> - };
> \ No newline at end of file
> diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.yaml b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.yaml
> new file mode 100644
> index 000000000000000..8d1341022de587d
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.yaml
> @@ -0,0 +1,37 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Hisilicon HiP05/HiP06 PCIe-SAS subsystem controller
> +
> +maintainers:
> + - Wei Xu <xuwei5@hisilicon.com>
> +
> +description: |
> + The PCIe-SAS sub system controller is shared by PCIe and SAS controllers in
> + HiP05 or HiP06 Soc to implement some basic configurations.
> +
> +properties:
> + compatible:
> + items:
> + - const: hisilicon,pcie-sas-subctrl
> + - const: syscon
> +
> + reg:
> + description: Register address and size
> + maxItems: 1
> +
> +required:
> + - compatible
> + - reg
> +
> +examples:
> + - |
> + /* for HiP05 PCIe-SAS sub system */
> + pcie_sas: system_controller@b0000000 {
> + compatible = "hisilicon,pcie-sas-subctrl", "syscon";
> + reg = <0xb0000000 0x10000>;
> + };
> +...
> \ No newline at end of file
Trivial, but fix that by adding one.
Jonathan
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
To: Zhen Lei <thunder.leizhen@huawei.com>
Cc: Wei Xu <xuwei5@hisilicon.com>, Rob Herring <robh+dt@kernel.org>,
devicetree <devicetree@vger.kernel.org>,
linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
linux-kernel <linux-kernel@vger.kernel.org>,
Kefeng Wang <wangkefeng.wang@huawei.com>,
Libin <huawei.libin@huawei.com>
Subject: Re: [PATCH v3 10/21] dt-bindings: arm: hisilicon: convert hisilicon, pcie-sas-subctrl bindings to json-schema
Date: Mon, 28 Sep 2020 10:46:46 +0100 [thread overview]
Message-ID: <20200928104646.000073ce@Huawei.com> (raw)
In-Reply-To: <20200927062129.4573-11-thunder.leizhen@huawei.com>
On Sun, 27 Sep 2020 14:21:18 +0800
Zhen Lei <thunder.leizhen@huawei.com> wrote:
> Convert the Hisilicon HiP05/HiP06 PCIe-SAS subsystem controller binding
> to DT schema format using json-schema.
>
> Signed-off-by: Zhen Lei <thunder.leizhen@huawei.com>
One small thing inline to fix.
Jonathan
> ---
> .../controller/hisilicon,pcie-sas-subctrl.txt | 15 ---------
> .../controller/hisilicon,pcie-sas-subctrl.yaml | 37 ++++++++++++++++++++++
> 2 files changed, 37 insertions(+), 15 deletions(-)
> delete mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.txt
> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.yaml
>
> diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.txt b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.txt
> deleted file mode 100644
> index 43efdaf408f6fe1..000000000000000
> --- a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.txt
> +++ /dev/null
> @@ -1,15 +0,0 @@
> -Hisilicon HiP05/HiP06 PCIe-SAS sub system controller
> -
> -Required properties:
> -- compatible : "hisilicon,pcie-sas-subctrl", "syscon";
> -- reg : Register address and size
> -
> -The PCIe-SAS sub system controller is shared by PCIe and SAS controllers in
> -HiP05 or HiP06 Soc to implement some basic configurations.
> -
> -Example:
> - /* for HiP05 PCIe-SAS sub system */
> - pcie_sas: system_controller@b0000000 {
> - compatible = "hisilicon,pcie-sas-subctrl", "syscon";
> - reg = <0xb0000000 0x10000>;
> - };
> \ No newline at end of file
> diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.yaml b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.yaml
> new file mode 100644
> index 000000000000000..8d1341022de587d
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.yaml
> @@ -0,0 +1,37 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Hisilicon HiP05/HiP06 PCIe-SAS subsystem controller
> +
> +maintainers:
> + - Wei Xu <xuwei5@hisilicon.com>
> +
> +description: |
> + The PCIe-SAS sub system controller is shared by PCIe and SAS controllers in
> + HiP05 or HiP06 Soc to implement some basic configurations.
> +
> +properties:
> + compatible:
> + items:
> + - const: hisilicon,pcie-sas-subctrl
> + - const: syscon
> +
> + reg:
> + description: Register address and size
> + maxItems: 1
> +
> +required:
> + - compatible
> + - reg
> +
> +examples:
> + - |
> + /* for HiP05 PCIe-SAS sub system */
> + pcie_sas: system_controller@b0000000 {
> + compatible = "hisilicon,pcie-sas-subctrl", "syscon";
> + reg = <0xb0000000 0x10000>;
> + };
> +...
> \ No newline at end of file
Trivial, but fix that by adding one.
Jonathan
next prev parent reply other threads:[~2020-09-28 9:49 UTC|newest]
Thread overview: 68+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-09-27 6:21 [PATCH v3 00/21] add support for Hisilicon SD5203 SoC Zhen Lei
2020-09-27 6:21 ` Zhen Lei
2020-09-27 6:21 ` [PATCH v3 01/21] ARM: dts: remove a unused compatible name in hip01-ca9x2.dts Zhen Lei
2020-09-27 6:21 ` Zhen Lei
2020-09-27 6:21 ` [PATCH v3 02/21] dt-bindings: arm: hisilicon: split the dt-bindings of each controller into a separate file Zhen Lei
2020-09-27 6:21 ` Zhen Lei
2020-09-28 12:37 ` Wei Xu
2020-09-28 12:37 ` Wei Xu
2020-09-28 12:51 ` Leizhen (ThunderTown)
2020-09-28 12:51 ` Leizhen (ThunderTown)
2020-09-27 6:21 ` [PATCH v3 03/21] dt-bindings: arm: hisilicon: convert Hisilicon board/soc bindings to json-schema Zhen Lei
2020-09-27 6:21 ` Zhen Lei
2020-09-28 12:05 ` Wei Xu
2020-09-28 12:05 ` Wei Xu
2020-09-28 12:14 ` Leizhen (ThunderTown)
2020-09-28 12:14 ` Leizhen (ThunderTown)
2020-09-27 6:21 ` [PATCH v3 04/21] dt-bindings: arm: hisilicon: add binding for SD5203 SoC Zhen Lei
2020-09-27 6:21 ` Zhen Lei
2020-09-27 6:21 ` [PATCH v3 05/21] ARM: hisi: add support " Zhen Lei
2020-09-27 6:21 ` Zhen Lei
2020-09-27 6:21 ` [PATCH v3 06/21] ARM: debug: add UART early console support for SD5203 Zhen Lei
2020-09-27 6:21 ` Zhen Lei
2020-09-27 6:21 ` [PATCH v3 07/21] ARM: dts: add SD5203 dts Zhen Lei
2020-09-27 6:21 ` Zhen Lei
2020-09-27 6:21 ` [PATCH v3 08/21] dt-bindings: arm: hisilicon: convert system controller bindings to json-schema Zhen Lei
2020-09-27 6:21 ` Zhen Lei
2020-09-28 9:44 ` Jonathan Cameron
2020-09-28 9:44 ` Jonathan Cameron
2020-09-28 10:59 ` Leizhen (ThunderTown)
2020-09-28 10:59 ` Leizhen (ThunderTown)
2020-09-27 6:21 ` [PATCH v3 09/21] dt-bindings: arm: hisilicon: convert hisilicon, peri-subctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 09/21] dt-bindings: arm: hisilicon: convert hisilicon,peri-subctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 10/21] dt-bindings: arm: hisilicon: convert hisilicon, pcie-sas-subctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 10/21] dt-bindings: arm: hisilicon: convert hisilicon,pcie-sas-subctrl " Zhen Lei
2020-09-28 9:46 ` Jonathan Cameron [this message]
2020-09-28 9:46 ` [PATCH v3 10/21] dt-bindings: arm: hisilicon: convert hisilicon, pcie-sas-subctrl " Jonathan Cameron
2020-09-28 11:16 ` Leizhen (ThunderTown)
2020-09-28 11:16 ` Leizhen (ThunderTown)
2020-09-27 6:21 ` [PATCH v3 11/21] dt-bindings: arm: hisilicon: convert hisilicon, cpuctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 11/21] dt-bindings: arm: hisilicon: convert hisilicon,cpuctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 12/21] dt-bindings: arm: hisilicon: convert hisilicon, pctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 12/21] dt-bindings: arm: hisilicon: convert hisilicon,pctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 13/21] dt-bindings: arm: hisilicon: convert hisilicon, hi3798cv200-perictrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 13/21] dt-bindings: arm: hisilicon: convert hisilicon,hi3798cv200-perictrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 14/21] dt-bindings: arm: hisilicon: convert hisilicon, dsa-subctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 14/21] dt-bindings: arm: hisilicon: convert hisilicon,dsa-subctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 15/21] dt-bindings: arm: hisilicon: convert hisilicon, hip04-fabric " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 15/21] dt-bindings: arm: hisilicon: convert hisilicon,hip04-fabric " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 16/21] dt-bindings: arm: hisilicon: convert hisilicon, hip04-bootwrapper " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 16/21] dt-bindings: arm: hisilicon: convert hisilicon,hip04-bootwrapper " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 17/21] dt-bindings: arm: hisilicon: convert hisilicon, hi6220-aoctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 17/21] dt-bindings: arm: hisilicon: convert hisilicon,hi6220-aoctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 18/21] dt-bindings: arm: hisilicon: convert hisilicon, hi6220-mediactrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 18/21] dt-bindings: arm: hisilicon: convert hisilicon,hi6220-mediactrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 19/21] dt-bindings: arm: hisilicon: convert hisilicon, hi6220-pmctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 19/21] dt-bindings: arm: hisilicon: convert hisilicon,hi6220-pmctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 20/21] dt-bindings: arm: hisilicon: convert hisilicon, hi6220-sramctrl " Zhen Lei
2020-09-27 6:21 ` [PATCH v3 20/21] dt-bindings: arm: hisilicon: convert hisilicon,hi6220-sramctrl " Zhen Lei
2020-09-28 9:50 ` [PATCH v3 20/21] dt-bindings: arm: hisilicon: convert hisilicon, hi6220-sramctrl " Jonathan Cameron
2020-09-28 9:50 ` Jonathan Cameron
2020-09-28 11:16 ` Leizhen (ThunderTown)
2020-09-28 11:16 ` Leizhen (ThunderTown)
2020-09-27 6:21 ` [PATCH v3 21/21] dt-bindings: arm: hisilicon: convert LPC controller " Zhen Lei
2020-09-27 6:21 ` Zhen Lei
2020-09-28 9:52 ` Jonathan Cameron
2020-09-28 9:52 ` Jonathan Cameron
2020-09-28 11:19 ` Leizhen (ThunderTown)
2020-09-28 11:19 ` Leizhen (ThunderTown)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200928104646.000073ce@Huawei.com \
--to=jonathan.cameron@huawei.com \
--cc=devicetree@vger.kernel.org \
--cc=huawei.libin@huawei.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=thunder.leizhen@huawei.com \
--cc=wangkefeng.wang@huawei.com \
--cc=xuwei5@hisilicon.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.