All of lore.kernel.org
 help / color / mirror / Atom feed
From: Rob Herring <robh@kernel.org>
To: Liu Ying <victor.liu@nxp.com>
Cc: mripard@kernel.org, devicetree@vger.kernel.org, daniel@ffwll.ch,
	tzimmermann@suse.de, airlied@linux.ie, festevam@gmail.com,
	s.hauer@pengutronix.de, maarten.lankhorst@linux.intel.com,
	linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
	linux-imx@nxp.com, p.zabel@pengutronix.de,
	laurentiu.palcu@oss.nxp.com, shawnguo@kernel.org,
	kernel@pengutronix.de, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 3/6] dt-bindings: display: imx: Add i.MX8qxp/qm DPR channel binding
Date: Mon, 7 Dec 2020 11:02:06 -0600	[thread overview]
Message-ID: <20201207170206.GA434964@robh.at.kernel.org> (raw)
In-Reply-To: <1607311260-13983-4-git-send-email-victor.liu@nxp.com>

On Mon, Dec 07, 2020 at 11:20:57AM +0800, Liu Ying wrote:
> This patch adds bindings for i.MX8qxp/qm Display Prefetch Resolve Channel.
> 
> Signed-off-by: Liu Ying <victor.liu@nxp.com>
> ---
> Note that this depends on the 'two cell binding' clock patch set which has
> already landed in Shawn's i.MX clk/imx git branch.  Otherwise, imx8-lpcg.h
> won't be found.
> 
> v2->v3:
> * No change.
> 
> v1->v2:
> * Use new dt binding way to add clocks in the example.
> 
>  .../bindings/display/imx/fsl,imx8qxp-dprc.yaml     | 87 ++++++++++++++++++++++
>  1 file changed, 87 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
> 
> diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
> new file mode 100644
> index 00000000..91e9472
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
> @@ -0,0 +1,87 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/display/imx/fsl,imx8qxp-dprc.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Freescale i.MX8qm/qxp Display Prefetch Resolve Channel
> +
> +maintainers:
> +  - Liu Ying <victor.liu@nxp.com>
> +
> +description: |
> +  The i.MX8qm/qxp Display Prefetch Resolve Channel(DPRC) is an engine which
> +  fetches display data before the display pipeline needs the data to drive
> +  pixels in the active display region.  This data is transformed, or resolved,
> +  from a variety of tiled buffer formats into linear format, if needed.
> +  The DPR works with a double bank memory structure.  This memory structure is
> +  implemented in the Resolve Tile Memory(RTRAM) and the banks are referred to
> +  as A and B.  Each bank is either 4 or 8 lines high depending on the source
> +  frame buffer format.
> +
> +properties:
> +  compatible:
> +    oneOf:
> +      - const: fsl,imx8qxp-dpr-channel
> +      - const: fsl,imx8qm-dpr-channel

enum instead of oneOf+const.

With that,

Reviewed-by: Rob Herring <robh@kernel.org>

> +
> +  reg:
> +    maxItems: 1
> +
> +  interrupts:
> +    maxItems: 1
> +
> +  clocks:
> +    items:
> +      - description: apb clock
> +      - description: b clock
> +      - description: rtram clock
> +
> +  clock-names:
> +    items:
> +      - const: apb
> +      - const: b
> +      - const: rtram
> +
> +  fsl,sc-resource:
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +    description: The SCU resource ID associated with this DPRC instance.
> +
> +  fsl,prgs:
> +    $ref: /schemas/types.yaml#/definitions/phandle-array
> +    description: |
> +      List of phandle which points to Prefetch Resolve Gaskets(PRGs)
> +      associated with this DPRC instance.
> +
> +  power-domains:
> +    maxItems: 1
> +
> +required:
> +  - compatible
> +  - reg
> +  - interrupts
> +  - clocks
> +  - clock-names
> +  - fsl,sc-resource
> +  - fsl,prgs
> +  - power-domains
> +
> +additionalProperties: false
> +
> +examples:
> +  - |
> +    #include <dt-bindings/clock/imx8-lpcg.h>
> +    #include <dt-bindings/firmware/imx/rsrc.h>
> +    #include <dt-bindings/interrupt-controller/arm-gic.h>
> +    dpr-channel@56100000 {
> +        compatible = "fsl,imx8qxp-dpr-channel";
> +        reg = <0x56100000 0x10000>;
> +        interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
> +        clocks = <&dc0_dpr1_lpcg IMX_LPCG_CLK_4>,
> +                 <&dc0_dpr1_lpcg IMX_LPCG_CLK_5>,
> +                 <&dc0_rtram1_lpcg IMX_LPCG_CLK_0>;
> +        clock-names = "apb", "b", "rtram";
> +        fsl,sc-resource = <IMX_SC_R_DC_0_VIDEO0>;
> +        fsl,prgs = <&dc0_prg4>, <&dc0_prg5>;
> +        power-domains = <&pd IMX_SC_R_DC_0>;
> +    };
> -- 
> 2.7.4
> 

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Liu Ying <victor.liu@nxp.com>
Cc: linux-arm-kernel@lists.infradead.org,
	dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org, p.zabel@pengutronix.de,
	airlied@linux.ie, daniel@ffwll.ch, shawnguo@kernel.org,
	s.hauer@pengutronix.de, kernel@pengutronix.de,
	festevam@gmail.com, linux-imx@nxp.com,
	maarten.lankhorst@linux.intel.com, mripard@kernel.org,
	tzimmermann@suse.de, laurentiu.palcu@oss.nxp.com
Subject: Re: [PATCH v3 3/6] dt-bindings: display: imx: Add i.MX8qxp/qm DPR channel binding
Date: Mon, 7 Dec 2020 11:02:06 -0600	[thread overview]
Message-ID: <20201207170206.GA434964@robh.at.kernel.org> (raw)
In-Reply-To: <1607311260-13983-4-git-send-email-victor.liu@nxp.com>

On Mon, Dec 07, 2020 at 11:20:57AM +0800, Liu Ying wrote:
> This patch adds bindings for i.MX8qxp/qm Display Prefetch Resolve Channel.
> 
> Signed-off-by: Liu Ying <victor.liu@nxp.com>
> ---
> Note that this depends on the 'two cell binding' clock patch set which has
> already landed in Shawn's i.MX clk/imx git branch.  Otherwise, imx8-lpcg.h
> won't be found.
> 
> v2->v3:
> * No change.
> 
> v1->v2:
> * Use new dt binding way to add clocks in the example.
> 
>  .../bindings/display/imx/fsl,imx8qxp-dprc.yaml     | 87 ++++++++++++++++++++++
>  1 file changed, 87 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
> 
> diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
> new file mode 100644
> index 00000000..91e9472
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
> @@ -0,0 +1,87 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/display/imx/fsl,imx8qxp-dprc.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Freescale i.MX8qm/qxp Display Prefetch Resolve Channel
> +
> +maintainers:
> +  - Liu Ying <victor.liu@nxp.com>
> +
> +description: |
> +  The i.MX8qm/qxp Display Prefetch Resolve Channel(DPRC) is an engine which
> +  fetches display data before the display pipeline needs the data to drive
> +  pixels in the active display region.  This data is transformed, or resolved,
> +  from a variety of tiled buffer formats into linear format, if needed.
> +  The DPR works with a double bank memory structure.  This memory structure is
> +  implemented in the Resolve Tile Memory(RTRAM) and the banks are referred to
> +  as A and B.  Each bank is either 4 or 8 lines high depending on the source
> +  frame buffer format.
> +
> +properties:
> +  compatible:
> +    oneOf:
> +      - const: fsl,imx8qxp-dpr-channel
> +      - const: fsl,imx8qm-dpr-channel

enum instead of oneOf+const.

With that,

Reviewed-by: Rob Herring <robh@kernel.org>

> +
> +  reg:
> +    maxItems: 1
> +
> +  interrupts:
> +    maxItems: 1
> +
> +  clocks:
> +    items:
> +      - description: apb clock
> +      - description: b clock
> +      - description: rtram clock
> +
> +  clock-names:
> +    items:
> +      - const: apb
> +      - const: b
> +      - const: rtram
> +
> +  fsl,sc-resource:
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +    description: The SCU resource ID associated with this DPRC instance.
> +
> +  fsl,prgs:
> +    $ref: /schemas/types.yaml#/definitions/phandle-array
> +    description: |
> +      List of phandle which points to Prefetch Resolve Gaskets(PRGs)
> +      associated with this DPRC instance.
> +
> +  power-domains:
> +    maxItems: 1
> +
> +required:
> +  - compatible
> +  - reg
> +  - interrupts
> +  - clocks
> +  - clock-names
> +  - fsl,sc-resource
> +  - fsl,prgs
> +  - power-domains
> +
> +additionalProperties: false
> +
> +examples:
> +  - |
> +    #include <dt-bindings/clock/imx8-lpcg.h>
> +    #include <dt-bindings/firmware/imx/rsrc.h>
> +    #include <dt-bindings/interrupt-controller/arm-gic.h>
> +    dpr-channel@56100000 {
> +        compatible = "fsl,imx8qxp-dpr-channel";
> +        reg = <0x56100000 0x10000>;
> +        interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
> +        clocks = <&dc0_dpr1_lpcg IMX_LPCG_CLK_4>,
> +                 <&dc0_dpr1_lpcg IMX_LPCG_CLK_5>,
> +                 <&dc0_rtram1_lpcg IMX_LPCG_CLK_0>;
> +        clock-names = "apb", "b", "rtram";
> +        fsl,sc-resource = <IMX_SC_R_DC_0_VIDEO0>;
> +        fsl,prgs = <&dc0_prg4>, <&dc0_prg5>;
> +        power-domains = <&pd IMX_SC_R_DC_0>;
> +    };
> -- 
> 2.7.4
> 

WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Liu Ying <victor.liu@nxp.com>
Cc: devicetree@vger.kernel.org, tzimmermann@suse.de,
	airlied@linux.ie, s.hauer@pengutronix.de,
	linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
	linux-imx@nxp.com, laurentiu.palcu@oss.nxp.com,
	shawnguo@kernel.org, kernel@pengutronix.de,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 3/6] dt-bindings: display: imx: Add i.MX8qxp/qm DPR channel binding
Date: Mon, 7 Dec 2020 11:02:06 -0600	[thread overview]
Message-ID: <20201207170206.GA434964@robh.at.kernel.org> (raw)
In-Reply-To: <1607311260-13983-4-git-send-email-victor.liu@nxp.com>

On Mon, Dec 07, 2020 at 11:20:57AM +0800, Liu Ying wrote:
> This patch adds bindings for i.MX8qxp/qm Display Prefetch Resolve Channel.
> 
> Signed-off-by: Liu Ying <victor.liu@nxp.com>
> ---
> Note that this depends on the 'two cell binding' clock patch set which has
> already landed in Shawn's i.MX clk/imx git branch.  Otherwise, imx8-lpcg.h
> won't be found.
> 
> v2->v3:
> * No change.
> 
> v1->v2:
> * Use new dt binding way to add clocks in the example.
> 
>  .../bindings/display/imx/fsl,imx8qxp-dprc.yaml     | 87 ++++++++++++++++++++++
>  1 file changed, 87 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
> 
> diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
> new file mode 100644
> index 00000000..91e9472
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
> @@ -0,0 +1,87 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/display/imx/fsl,imx8qxp-dprc.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Freescale i.MX8qm/qxp Display Prefetch Resolve Channel
> +
> +maintainers:
> +  - Liu Ying <victor.liu@nxp.com>
> +
> +description: |
> +  The i.MX8qm/qxp Display Prefetch Resolve Channel(DPRC) is an engine which
> +  fetches display data before the display pipeline needs the data to drive
> +  pixels in the active display region.  This data is transformed, or resolved,
> +  from a variety of tiled buffer formats into linear format, if needed.
> +  The DPR works with a double bank memory structure.  This memory structure is
> +  implemented in the Resolve Tile Memory(RTRAM) and the banks are referred to
> +  as A and B.  Each bank is either 4 or 8 lines high depending on the source
> +  frame buffer format.
> +
> +properties:
> +  compatible:
> +    oneOf:
> +      - const: fsl,imx8qxp-dpr-channel
> +      - const: fsl,imx8qm-dpr-channel

enum instead of oneOf+const.

With that,

Reviewed-by: Rob Herring <robh@kernel.org>

> +
> +  reg:
> +    maxItems: 1
> +
> +  interrupts:
> +    maxItems: 1
> +
> +  clocks:
> +    items:
> +      - description: apb clock
> +      - description: b clock
> +      - description: rtram clock
> +
> +  clock-names:
> +    items:
> +      - const: apb
> +      - const: b
> +      - const: rtram
> +
> +  fsl,sc-resource:
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +    description: The SCU resource ID associated with this DPRC instance.
> +
> +  fsl,prgs:
> +    $ref: /schemas/types.yaml#/definitions/phandle-array
> +    description: |
> +      List of phandle which points to Prefetch Resolve Gaskets(PRGs)
> +      associated with this DPRC instance.
> +
> +  power-domains:
> +    maxItems: 1
> +
> +required:
> +  - compatible
> +  - reg
> +  - interrupts
> +  - clocks
> +  - clock-names
> +  - fsl,sc-resource
> +  - fsl,prgs
> +  - power-domains
> +
> +additionalProperties: false
> +
> +examples:
> +  - |
> +    #include <dt-bindings/clock/imx8-lpcg.h>
> +    #include <dt-bindings/firmware/imx/rsrc.h>
> +    #include <dt-bindings/interrupt-controller/arm-gic.h>
> +    dpr-channel@56100000 {
> +        compatible = "fsl,imx8qxp-dpr-channel";
> +        reg = <0x56100000 0x10000>;
> +        interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
> +        clocks = <&dc0_dpr1_lpcg IMX_LPCG_CLK_4>,
> +                 <&dc0_dpr1_lpcg IMX_LPCG_CLK_5>,
> +                 <&dc0_rtram1_lpcg IMX_LPCG_CLK_0>;
> +        clock-names = "apb", "b", "rtram";
> +        fsl,sc-resource = <IMX_SC_R_DC_0_VIDEO0>;
> +        fsl,prgs = <&dc0_prg4>, <&dc0_prg5>;
> +        power-domains = <&pd IMX_SC_R_DC_0>;
> +    };
> -- 
> 2.7.4
> 
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel

  reply	other threads:[~2020-12-07 17:03 UTC|newest]

Thread overview: 35+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-12-07  3:20 [PATCH v3 0/6] drm/imx: Introduce i.MX8qm/qxp DPU DRM Liu Ying
2020-12-07  3:20 ` Liu Ying
2020-12-07  3:20 ` Liu Ying
2020-12-07  3:20 ` [PATCH v3 1/6] dt-bindings: display: imx: Add i.MX8qxp/qm DPU binding Liu Ying
2020-12-07  3:20   ` Liu Ying
2020-12-07  3:20   ` Liu Ying
2020-12-07 16:56   ` Rob Herring
2020-12-07 16:56     ` Rob Herring
2020-12-07 16:56     ` Rob Herring
2020-12-08  3:07     ` Liu Ying
2020-12-08  3:07       ` Liu Ying
2020-12-08  3:07       ` Liu Ying
2020-12-07  3:20 ` [PATCH v3 2/6] dt-bindings: display: imx: Add i.MX8qxp/qm PRG binding Liu Ying
2020-12-07  3:20   ` Liu Ying
2020-12-07  3:20   ` Liu Ying
2020-12-07 16:59   ` Rob Herring
2020-12-07 16:59     ` Rob Herring
2020-12-07 16:59     ` Rob Herring
2020-12-07  3:20 ` [PATCH v3 3/6] dt-bindings: display: imx: Add i.MX8qxp/qm DPR channel binding Liu Ying
2020-12-07  3:20   ` Liu Ying
2020-12-07  3:20   ` Liu Ying
2020-12-07 17:02   ` Rob Herring [this message]
2020-12-07 17:02     ` Rob Herring
2020-12-07 17:02     ` Rob Herring
2020-12-07  3:20 ` [PATCH v3 4/6] drm/atomic: Avoid unused-but-set-variable warning on for_each_old_plane_in_state Liu Ying
2020-12-07  3:20   ` Liu Ying
2020-12-07  3:20   ` Liu Ying
2020-12-09  0:44   ` Daniel Vetter
2020-12-09  0:44     ` Daniel Vetter
2020-12-09  0:44     ` Daniel Vetter
2020-12-07  3:20 ` [PATCH v3 5/6] drm/imx: Introduce i.MX8qm/qxp DPU DRM Liu Ying
2020-12-07  3:20   ` Liu Ying
2020-12-07  3:21 ` [PATCH v3 6/6] MAINTAINERS: add maintainer for i.MX8qxp DPU DRM driver Liu Ying
2020-12-07  3:21   ` Liu Ying
2020-12-07  3:21   ` Liu Ying

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20201207170206.GA434964@robh.at.kernel.org \
    --to=robh@kernel.org \
    --cc=airlied@linux.ie \
    --cc=daniel@ffwll.ch \
    --cc=devicetree@vger.kernel.org \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=festevam@gmail.com \
    --cc=kernel@pengutronix.de \
    --cc=laurentiu.palcu@oss.nxp.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-imx@nxp.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=maarten.lankhorst@linux.intel.com \
    --cc=mripard@kernel.org \
    --cc=p.zabel@pengutronix.de \
    --cc=s.hauer@pengutronix.de \
    --cc=shawnguo@kernel.org \
    --cc=tzimmermann@suse.de \
    --cc=victor.liu@nxp.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.