From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Lyude Paul <lyude@redhat.com>
Cc: David Airlie <airlied@linux.ie>,
nouveau@lists.freedesktop.org, intel-gfx@lists.freedesktop.org,
open list <linux-kernel@vger.kernel.org>,
dri-devel@lists.freedesktop.org,
Sean Paul <seanpaul@chromium.org>
Subject: Re: [Intel-gfx] [RFC v4 08/11] drm/i915/dpcd_bl: Return early in vesa_calc_max_backlight if we can't read PWMGEN_BIT_COUNT
Date: Wed, 10 Feb 2021 22:52:45 -0500 [thread overview]
Message-ID: <20210211035245.GG82362@intel.com> (raw)
In-Reply-To: <20210208233902.1289693-9-lyude@redhat.com>
On Mon, Feb 08, 2021 at 06:38:58PM -0500, Lyude Paul wrote:
> If we can't read DP_EDP_PWMGEN_BIT_COUNT in
> intel_dp_aux_vesa_calc_max_backlight() but do have a valid PWM frequency
> defined in the VBT, we'll keep going in the function until we inevitably
> fail on reading DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN. There's not much point in
> doing this, so just return early.
>
> Signed-off-by: Lyude Paul <lyude@redhat.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c | 9 ++++++---
> 1 file changed, 6 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c b/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> index 611eb3a7cc08..a139f0e08839 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> @@ -449,11 +449,14 @@ static u32 intel_dp_aux_vesa_calc_max_backlight(struct intel_connector *connecto
> int freq, fxp, fxp_min, fxp_max, fxp_actual, f = 1;
> u8 pn, pn_min, pn_max;
>
> - if (drm_dp_dpcd_readb(&intel_dp->aux, DP_EDP_PWMGEN_BIT_COUNT, &pn) == 1) {
> - pn &= DP_EDP_PWMGEN_BIT_COUNT_MASK;
> - max_backlight = (1 << pn) - 1;
> + if (drm_dp_dpcd_readb(&intel_dp->aux, DP_EDP_PWMGEN_BIT_COUNT, &pn) != 1) {
> + drm_dbg_kms(&i915->drm, "Failed to read pwmgen bit count cap\n");
> + return 0;
> }
>
> + pn &= DP_EDP_PWMGEN_BIT_COUNT_MASK;
> + max_backlight = (1 << pn) - 1;
> +
> /* Find desired value of (F x P)
> * Note that, if F x P is out of supported range, the maximum value or
> * minimum value will applied automatically. So no need to check that.
> --
> 2.29.2
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
WARNING: multiple messages have this Message-ID (diff)
From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Lyude Paul <lyude@redhat.com>
Cc: David Airlie <airlied@linux.ie>,
nouveau@lists.freedesktop.org, intel-gfx@lists.freedesktop.org,
open list <linux-kernel@vger.kernel.org>,
dri-devel@lists.freedesktop.org,
Sean Paul <seanpaul@chromium.org>
Subject: Re: [Nouveau] [Intel-gfx] [RFC v4 08/11] drm/i915/dpcd_bl: Return early in vesa_calc_max_backlight if we can't read PWMGEN_BIT_COUNT
Date: Wed, 10 Feb 2021 22:52:45 -0500 [thread overview]
Message-ID: <20210211035245.GG82362@intel.com> (raw)
In-Reply-To: <20210208233902.1289693-9-lyude@redhat.com>
On Mon, Feb 08, 2021 at 06:38:58PM -0500, Lyude Paul wrote:
> If we can't read DP_EDP_PWMGEN_BIT_COUNT in
> intel_dp_aux_vesa_calc_max_backlight() but do have a valid PWM frequency
> defined in the VBT, we'll keep going in the function until we inevitably
> fail on reading DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN. There's not much point in
> doing this, so just return early.
>
> Signed-off-by: Lyude Paul <lyude@redhat.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c | 9 ++++++---
> 1 file changed, 6 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c b/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> index 611eb3a7cc08..a139f0e08839 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> @@ -449,11 +449,14 @@ static u32 intel_dp_aux_vesa_calc_max_backlight(struct intel_connector *connecto
> int freq, fxp, fxp_min, fxp_max, fxp_actual, f = 1;
> u8 pn, pn_min, pn_max;
>
> - if (drm_dp_dpcd_readb(&intel_dp->aux, DP_EDP_PWMGEN_BIT_COUNT, &pn) == 1) {
> - pn &= DP_EDP_PWMGEN_BIT_COUNT_MASK;
> - max_backlight = (1 << pn) - 1;
> + if (drm_dp_dpcd_readb(&intel_dp->aux, DP_EDP_PWMGEN_BIT_COUNT, &pn) != 1) {
> + drm_dbg_kms(&i915->drm, "Failed to read pwmgen bit count cap\n");
> + return 0;
> }
>
> + pn &= DP_EDP_PWMGEN_BIT_COUNT_MASK;
> + max_backlight = (1 << pn) - 1;
> +
> /* Find desired value of (F x P)
> * Note that, if F x P is out of supported range, the maximum value or
> * minimum value will applied automatically. So no need to check that.
> --
> 2.29.2
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Nouveau mailing list
Nouveau@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/nouveau
WARNING: multiple messages have this Message-ID (diff)
From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Lyude Paul <lyude@redhat.com>
Cc: David Airlie <airlied@linux.ie>,
nouveau@lists.freedesktop.org, intel-gfx@lists.freedesktop.org,
open list <linux-kernel@vger.kernel.org>,
dri-devel@lists.freedesktop.org,
Sean Paul <seanpaul@chromium.org>
Subject: Re: [Intel-gfx] [RFC v4 08/11] drm/i915/dpcd_bl: Return early in vesa_calc_max_backlight if we can't read PWMGEN_BIT_COUNT
Date: Wed, 10 Feb 2021 22:52:45 -0500 [thread overview]
Message-ID: <20210211035245.GG82362@intel.com> (raw)
In-Reply-To: <20210208233902.1289693-9-lyude@redhat.com>
On Mon, Feb 08, 2021 at 06:38:58PM -0500, Lyude Paul wrote:
> If we can't read DP_EDP_PWMGEN_BIT_COUNT in
> intel_dp_aux_vesa_calc_max_backlight() but do have a valid PWM frequency
> defined in the VBT, we'll keep going in the function until we inevitably
> fail on reading DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN. There's not much point in
> doing this, so just return early.
>
> Signed-off-by: Lyude Paul <lyude@redhat.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c | 9 ++++++---
> 1 file changed, 6 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c b/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> index 611eb3a7cc08..a139f0e08839 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> @@ -449,11 +449,14 @@ static u32 intel_dp_aux_vesa_calc_max_backlight(struct intel_connector *connecto
> int freq, fxp, fxp_min, fxp_max, fxp_actual, f = 1;
> u8 pn, pn_min, pn_max;
>
> - if (drm_dp_dpcd_readb(&intel_dp->aux, DP_EDP_PWMGEN_BIT_COUNT, &pn) == 1) {
> - pn &= DP_EDP_PWMGEN_BIT_COUNT_MASK;
> - max_backlight = (1 << pn) - 1;
> + if (drm_dp_dpcd_readb(&intel_dp->aux, DP_EDP_PWMGEN_BIT_COUNT, &pn) != 1) {
> + drm_dbg_kms(&i915->drm, "Failed to read pwmgen bit count cap\n");
> + return 0;
> }
>
> + pn &= DP_EDP_PWMGEN_BIT_COUNT_MASK;
> + max_backlight = (1 << pn) - 1;
> +
> /* Find desired value of (F x P)
> * Note that, if F x P is out of supported range, the maximum value or
> * minimum value will applied automatically. So no need to check that.
> --
> 2.29.2
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
WARNING: multiple messages have this Message-ID (diff)
From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Lyude Paul <lyude@redhat.com>
Cc: dri-devel@lists.freedesktop.org, nouveau@lists.freedesktop.org,
intel-gfx@lists.freedesktop.org, David Airlie <airlied@linux.ie>,
open list <linux-kernel@vger.kernel.org>,
Sean Paul <seanpaul@chromium.org>
Subject: Re: [Intel-gfx] [RFC v4 08/11] drm/i915/dpcd_bl: Return early in vesa_calc_max_backlight if we can't read PWMGEN_BIT_COUNT
Date: Wed, 10 Feb 2021 22:52:45 -0500 [thread overview]
Message-ID: <20210211035245.GG82362@intel.com> (raw)
In-Reply-To: <20210208233902.1289693-9-lyude@redhat.com>
On Mon, Feb 08, 2021 at 06:38:58PM -0500, Lyude Paul wrote:
> If we can't read DP_EDP_PWMGEN_BIT_COUNT in
> intel_dp_aux_vesa_calc_max_backlight() but do have a valid PWM frequency
> defined in the VBT, we'll keep going in the function until we inevitably
> fail on reading DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN. There's not much point in
> doing this, so just return early.
>
> Signed-off-by: Lyude Paul <lyude@redhat.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c | 9 ++++++---
> 1 file changed, 6 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c b/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> index 611eb3a7cc08..a139f0e08839 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c
> @@ -449,11 +449,14 @@ static u32 intel_dp_aux_vesa_calc_max_backlight(struct intel_connector *connecto
> int freq, fxp, fxp_min, fxp_max, fxp_actual, f = 1;
> u8 pn, pn_min, pn_max;
>
> - if (drm_dp_dpcd_readb(&intel_dp->aux, DP_EDP_PWMGEN_BIT_COUNT, &pn) == 1) {
> - pn &= DP_EDP_PWMGEN_BIT_COUNT_MASK;
> - max_backlight = (1 << pn) - 1;
> + if (drm_dp_dpcd_readb(&intel_dp->aux, DP_EDP_PWMGEN_BIT_COUNT, &pn) != 1) {
> + drm_dbg_kms(&i915->drm, "Failed to read pwmgen bit count cap\n");
> + return 0;
> }
>
> + pn &= DP_EDP_PWMGEN_BIT_COUNT_MASK;
> + max_backlight = (1 << pn) - 1;
> +
> /* Find desired value of (F x P)
> * Note that, if F x P is out of supported range, the maximum value or
> * minimum value will applied automatically. So no need to check that.
> --
> 2.29.2
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2021-02-11 3:52 UTC|newest]
Thread overview: 91+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-02-08 23:38 [Intel-gfx] [RFC v4 00/11] drm: Extract DPCD backlight helpers from i915, add support in nouveau Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` [Nouveau] " Lyude Paul
2021-02-08 23:38 ` [Intel-gfx] [RFC v4 01/11] drm/nouveau/kms/nv40-/backlight: Assign prop type once Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` [Nouveau] " Lyude Paul
2021-02-08 23:38 ` [Intel-gfx] [RFC v4 02/11] drm/nouveau/kms: Don't probe eDP connectors more then once Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` [Nouveau] " Lyude Paul
2021-02-08 23:38 ` [Intel-gfx] [RFC v4 03/11] drm/i915/dpcd_bl: Remove redundant AUX backlight frequency calculations Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` [Nouveau] " Lyude Paul
2021-02-08 23:38 ` [Intel-gfx] [RFC v4 04/11] drm/i915/dpcd_bl: Handle drm_dpcd_read/write() return values correctly Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` [Nouveau] " Lyude Paul
2021-02-08 23:38 ` [Intel-gfx] [RFC v4 05/11] drm/i915/dpcd_bl: Cleanup intel_dp_aux_vesa_enable_backlight() a bit Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` [Nouveau] " Lyude Paul
2021-02-11 3:56 ` [Intel-gfx] " Rodrigo Vivi
2021-02-11 3:56 ` Rodrigo Vivi
2021-02-11 3:56 ` Rodrigo Vivi
2021-02-11 3:56 ` [Nouveau] " Rodrigo Vivi
2021-02-12 11:28 ` [Intel-gfx] " Jani Nikula
2021-02-12 11:28 ` Jani Nikula
2021-02-12 11:28 ` Jani Nikula
2021-02-12 11:28 ` [Nouveau] " Jani Nikula
2021-02-08 23:38 ` [Intel-gfx] [RFC v4 06/11] drm/i915/dpcd_bl: Cache some backlight capabilities in intel_panel.backlight Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` [Nouveau] " Lyude Paul
2021-02-08 23:38 ` [Intel-gfx] [RFC v4 07/11] drm/i915/dpcd_bl: Move VESA backlight enabling code closer together Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` [Nouveau] " Lyude Paul
2021-02-08 23:38 ` [Intel-gfx] [RFC v4 08/11] drm/i915/dpcd_bl: Return early in vesa_calc_max_backlight if we can't read PWMGEN_BIT_COUNT Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` [Nouveau] " Lyude Paul
2021-02-11 3:52 ` Rodrigo Vivi [this message]
2021-02-11 3:52 ` [Intel-gfx] " Rodrigo Vivi
2021-02-11 3:52 ` Rodrigo Vivi
2021-02-11 3:52 ` [Nouveau] " Rodrigo Vivi
2021-02-08 23:38 ` [Intel-gfx] [RFC v4 09/11] drm/i915/dpcd_bl: Print return codes for VESA backlight failures Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` Lyude Paul
2021-02-08 23:38 ` [Nouveau] " Lyude Paul
2021-02-11 3:47 ` [Intel-gfx] " Rodrigo Vivi
2021-02-11 3:47 ` Rodrigo Vivi
2021-02-11 3:47 ` Rodrigo Vivi
2021-02-11 3:47 ` [Nouveau] " Rodrigo Vivi
2021-02-08 23:39 ` [Intel-gfx] [RFC v4 10/11] drm/dp: Extract i915's eDP backlight code into DRM helpers Lyude Paul
2021-02-08 23:39 ` Lyude Paul
2021-02-08 23:39 ` Lyude Paul
2021-02-08 23:39 ` [Nouveau] " Lyude Paul
2021-02-11 4:15 ` [Intel-gfx] " Rodrigo Vivi
2021-02-11 4:15 ` Rodrigo Vivi
2021-02-11 4:15 ` Rodrigo Vivi
2021-02-11 4:15 ` [Nouveau] " Rodrigo Vivi
2021-02-11 18:35 ` Lyude Paul
2021-02-11 18:35 ` Lyude Paul
2021-02-11 18:35 ` Lyude Paul
2021-02-11 18:35 ` [Nouveau] " Lyude Paul
2021-02-12 22:15 ` Lyude Paul
2021-02-12 22:15 ` Lyude Paul
2021-02-12 22:15 ` Lyude Paul
2021-02-12 22:15 ` [Nouveau] " Lyude Paul
2021-02-18 8:35 ` Jani Nikula
2021-02-18 8:35 ` Jani Nikula
2021-02-18 8:35 ` Jani Nikula
2021-02-18 8:35 ` [Nouveau] " Jani Nikula
2021-02-18 15:31 ` Ville Syrjälä
2021-02-18 15:31 ` Ville Syrjälä
2021-02-18 15:31 ` Ville Syrjälä
2021-02-18 15:31 ` [Nouveau] " Ville Syrjälä
2021-02-19 21:14 ` Lyude Paul
2021-02-19 21:14 ` Lyude Paul
2021-02-19 21:14 ` Lyude Paul
2021-02-19 21:14 ` [Nouveau] " Lyude Paul
2021-02-08 23:39 ` [Intel-gfx] [RFC v4 11/11] drm/nouveau/kms/nv50-: Add basic DPCD backlight support for nouveau Lyude Paul
2021-02-08 23:39 ` Lyude Paul
2021-02-08 23:39 ` Lyude Paul
2021-02-08 23:39 ` [Nouveau] " Lyude Paul
2021-02-08 23:51 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm: Extract DPCD backlight helpers from i915, add support in nouveau (rev6) Patchwork
2021-02-08 23:53 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2021-02-09 0:20 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-02-09 4:24 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210211035245.GG82362@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=airlied@linux.ie \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lyude@redhat.com \
--cc=nouveau@lists.freedesktop.org \
--cc=seanpaul@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.