From: Pratyush Yadav <p.yadav@ti.com>
To: Chris Morgan <macroalpha82@gmail.com>
Cc: <linux-mtd@lists.infradead.org>,
<linux-rockchip@lists.infradead.org>, <andy.yan@rock-chips.com>,
<yifeng.zhao@rock-chips.com>, <sugar.zhang@rock-chips.com>,
<tudor.ambarus@microchip.com>, <michael@walle.cc>,
<heiko@sntech.de>, <robh+dt@kernel.org>, <vigneshr@ti.com>,
<richard@nod.at>, <miquel.raynal@bootlin.com>,
Chris Morgan <macromorgan@hotmail.com>
Subject: Re: [PATCH v2 4/4] arm64: dts: rockchip: Enable SFC for Odroid Go Advance
Date: Mon, 31 May 2021 23:54:04 +0530 [thread overview]
Message-ID: <20210531182402.7qdhubb2objdspz6@ti.com> (raw)
In-Reply-To: <20210528170020.26219-5-macroalpha82@gmail.com>
On 28/05/21 12:00PM, Chris Morgan wrote:
> From: Chris Morgan <macromorgan@hotmail.com>
>
> This enables the Rockchip Serial Flash Controller for the Odroid Go
> Advance. Note that while the attached SPI NOR flash and the controller
> both support quad read mode, only 2 of the required 4 pins are present.
> The rx and tx bus width is set to 2 for this reason.
>
> Signed-off-by: Chris Morgan <macromorgan@hotmail.com>
> ---
> .../boot/dts/rockchip/rk3326-odroid-go2.dts | 16 ++++++++++++++++
> 1 file changed, 16 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts
> index 49c97f76df77..a72506d7c6ee 100644
> --- a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts
> +++ b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts
> @@ -484,6 +484,22 @@ &sdmmc {
> status = "okay";
> };
>
> +&sfc {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&sfc_clk &sfc_cs &sfc_bus2>;
> + status = "okay";
> +
> + nor_flash: xt25f128b@0 {
> + reg = <0>;
> + compatible = "xtx,xt25f128b","jedec,spi-nor";
Is the generic "jedec,spi-nor" compatible not enough? I think these
flash manufacturer specific compatibles are there because of legacy
reasons and should be avoided. Try to see if just "jedec,spi-nor" does
the trick.
> + spi-rx-bus-width = <2>;
> + spi-tx-bus-width = <2>;
> + spi-max-frequency = <108000000>;
> + };
> +};
> +
> &tsadc {
> status = "okay";
> };
> --
> 2.25.1
>
--
Regards,
Pratyush Yadav
Texas Instruments Inc.
______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/
WARNING: multiple messages have this Message-ID (diff)
From: Pratyush Yadav <p.yadav@ti.com>
To: Chris Morgan <macroalpha82@gmail.com>
Cc: <linux-mtd@lists.infradead.org>,
<linux-rockchip@lists.infradead.org>, <andy.yan@rock-chips.com>,
<yifeng.zhao@rock-chips.com>, <sugar.zhang@rock-chips.com>,
<tudor.ambarus@microchip.com>, <michael@walle.cc>,
<heiko@sntech.de>, <robh+dt@kernel.org>, <vigneshr@ti.com>,
<richard@nod.at>, <miquel.raynal@bootlin.com>,
Chris Morgan <macromorgan@hotmail.com>
Subject: Re: [PATCH v2 4/4] arm64: dts: rockchip: Enable SFC for Odroid Go Advance
Date: Mon, 31 May 2021 23:54:04 +0530 [thread overview]
Message-ID: <20210531182402.7qdhubb2objdspz6@ti.com> (raw)
In-Reply-To: <20210528170020.26219-5-macroalpha82@gmail.com>
On 28/05/21 12:00PM, Chris Morgan wrote:
> From: Chris Morgan <macromorgan@hotmail.com>
>
> This enables the Rockchip Serial Flash Controller for the Odroid Go
> Advance. Note that while the attached SPI NOR flash and the controller
> both support quad read mode, only 2 of the required 4 pins are present.
> The rx and tx bus width is set to 2 for this reason.
>
> Signed-off-by: Chris Morgan <macromorgan@hotmail.com>
> ---
> .../boot/dts/rockchip/rk3326-odroid-go2.dts | 16 ++++++++++++++++
> 1 file changed, 16 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts
> index 49c97f76df77..a72506d7c6ee 100644
> --- a/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts
> +++ b/arch/arm64/boot/dts/rockchip/rk3326-odroid-go2.dts
> @@ -484,6 +484,22 @@ &sdmmc {
> status = "okay";
> };
>
> +&sfc {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&sfc_clk &sfc_cs &sfc_bus2>;
> + status = "okay";
> +
> + nor_flash: xt25f128b@0 {
> + reg = <0>;
> + compatible = "xtx,xt25f128b","jedec,spi-nor";
Is the generic "jedec,spi-nor" compatible not enough? I think these
flash manufacturer specific compatibles are there because of legacy
reasons and should be avoided. Try to see if just "jedec,spi-nor" does
the trick.
> + spi-rx-bus-width = <2>;
> + spi-tx-bus-width = <2>;
> + spi-max-frequency = <108000000>;
> + };
> +};
> +
> &tsadc {
> status = "okay";
> };
> --
> 2.25.1
>
--
Regards,
Pratyush Yadav
Texas Instruments Inc.
_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip
next prev parent reply other threads:[~2021-05-31 18:24 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-05-28 17:00 [PATCH v2 0/4] Add Rockchip SFC(serial flash controller) support Chris Morgan
2021-05-28 17:00 ` Chris Morgan
2021-05-28 17:00 ` [PATCH v2 1/4] spi: rockchip-sfc: add rockchip serial flash controller driver Chris Morgan
2021-05-28 17:00 ` Chris Morgan
2021-05-28 17:00 ` [PATCH v2 2/4] spi: rockchip-sfc: Bindings for Rockchip serial flash controller Chris Morgan
2021-05-28 17:00 ` Chris Morgan
2021-05-28 18:48 ` Michael Walle
2021-05-28 18:48 ` Michael Walle
2021-05-28 20:01 ` Chris Morgan
2021-05-28 20:01 ` Chris Morgan
2021-05-29 8:45 ` Johan Jonker
2021-05-29 8:45 ` Johan Jonker
2021-05-31 17:18 ` Chris Morgan
2021-05-31 17:18 ` Chris Morgan
2021-06-01 8:30 ` Heiko Stübner
2021-06-01 8:30 ` Heiko Stübner
2021-05-28 17:00 ` [PATCH v2 3/4] arm64: dts: rockchip: Add SFC to PX30 Chris Morgan
2021-05-28 17:00 ` Chris Morgan
2021-05-28 17:00 ` [PATCH v2 4/4] arm64: dts: rockchip: Enable SFC for Odroid Go Advance Chris Morgan
2021-05-28 17:00 ` Chris Morgan
2021-05-31 18:24 ` Pratyush Yadav [this message]
2021-05-31 18:24 ` Pratyush Yadav
2021-05-28 18:49 ` [PATCH v2 0/4] Add Rockchip SFC(serial flash controller) support Michael Walle
2021-05-28 18:49 ` Michael Walle
2021-05-28 20:03 ` Chris Morgan
2021-05-28 20:03 ` Chris Morgan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210531182402.7qdhubb2objdspz6@ti.com \
--to=p.yadav@ti.com \
--cc=andy.yan@rock-chips.com \
--cc=heiko@sntech.de \
--cc=linux-mtd@lists.infradead.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=macroalpha82@gmail.com \
--cc=macromorgan@hotmail.com \
--cc=michael@walle.cc \
--cc=miquel.raynal@bootlin.com \
--cc=richard@nod.at \
--cc=robh+dt@kernel.org \
--cc=sugar.zhang@rock-chips.com \
--cc=tudor.ambarus@microchip.com \
--cc=vigneshr@ti.com \
--cc=yifeng.zhao@rock-chips.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.