From: Steven Lee <steven_lee@aspeedtech.com>
To: linux-aspeed@lists.ozlabs.org
Subject: [PATCH v3 3/5] gpio: gpio-aspeed-sgpio: Add AST2600 sgpio support
Date: Fri, 4 Jun 2021 10:14:23 +0800 [thread overview]
Message-ID: <20210604021422.GA25112@aspeedtech.com> (raw)
In-Reply-To: <CAHp75Vef0HDXAHzSNL-LtA0Sra6Zpivt513_+aFR_um0JeFkog@mail.gmail.com>
The 06/03/2021 19:05, Andy Shevchenko wrote:
> On Thu, Jun 3, 2021 at 1:19 PM Steven Lee <steven_lee@aspeedtech.com> wrote:
> >
> > AST2600 SoC has 2 SGPIO master interfaces one with 128 pins another one
> > with 80 pins.
> > In the current driver, the maximum number of gpio pins of SoC is hardcoded
> > as 80 and the gpio pin count mask for GPIO Configuration register is
> > hardcode as GENMASK(9,6). In addition, some functions uses the hardcoded
>
> use
>
> > value to calculate the gpio offset.
> > The patch adds ast2600 compatibles and platform data that includes the
> > max number of gpio pins supported by ast2600 and gpio pin count mask for
> > GPIO Configuration register.
> > The patch also modifies some functions to pass aspeed_sgpio struct for
> > calculating gpio offset wihtout using the hardcoded value.
>
> without
>
> ...
>
> > +#include <linux/of_device.h>
>
> Why?
>
> ...
>
I will remove it as of_device_get_match_data() will be replaced
to device_get_match_data()
> > +#define GPIO_OFFSET(x) ((x) & 0x1f)
>
> GENMASK()
>
> ...
>
Do you mean the macro should be modified as follows?
#define GPIO_OFFSET(x) ((x) & GENMASK(4, 0))
> > + pdata = of_device_get_match_data(&pdev->dev);
>
> device_get_match_data()
>
> I guess you may replace all those of_*() to the corresponding
> device_*() or fwnode_*() calls.
>
Thanks for the reviews, I will add a new patch for replacing all
of_*() to device_*().
> --
> With Best Regards,
> Andy Shevchenko
WARNING: multiple messages have this Message-ID (diff)
From: Steven Lee <steven_lee@aspeedtech.com>
To: Andy Shevchenko <andy.shevchenko@gmail.com>
Cc: Linus Walleij <linus.walleij@linaro.org>,
Bartosz Golaszewski <bgolaszewski@baylibre.com>,
Rob Herring <robh+dt@kernel.org>, Joel Stanley <joel@jms.id.au>,
Andrew Jeffery <andrew@aj.id.au>,
"open list:GPIO SUBSYSTEM" <linux-gpio@vger.kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@vger.kernel.org>,
"moderated list:ARM/ASPEED MACHINE SUPPORT"
<linux-arm-kernel@lists.infradead.org>,
"moderated list:ARM/ASPEED MACHINE SUPPORT"
<linux-aspeed@lists.ozlabs.org>,
open list <linux-kernel@vger.kernel.org>,
"Hongweiz@ami.com" <Hongweiz@ami.com>,
Ryan Chen <ryan_chen@aspeedtech.com>,
Billy Tsai <billy_tsai@aspeedtech.com>
Subject: Re: [PATCH v3 3/5] gpio: gpio-aspeed-sgpio: Add AST2600 sgpio support
Date: Fri, 4 Jun 2021 10:14:23 +0800 [thread overview]
Message-ID: <20210604021422.GA25112@aspeedtech.com> (raw)
In-Reply-To: <CAHp75Vef0HDXAHzSNL-LtA0Sra6Zpivt513_+aFR_um0JeFkog@mail.gmail.com>
The 06/03/2021 19:05, Andy Shevchenko wrote:
> On Thu, Jun 3, 2021 at 1:19 PM Steven Lee <steven_lee@aspeedtech.com> wrote:
> >
> > AST2600 SoC has 2 SGPIO master interfaces one with 128 pins another one
> > with 80 pins.
> > In the current driver, the maximum number of gpio pins of SoC is hardcoded
> > as 80 and the gpio pin count mask for GPIO Configuration register is
> > hardcode as GENMASK(9,6). In addition, some functions uses the hardcoded
>
> use
>
> > value to calculate the gpio offset.
> > The patch adds ast2600 compatibles and platform data that includes the
> > max number of gpio pins supported by ast2600 and gpio pin count mask for
> > GPIO Configuration register.
> > The patch also modifies some functions to pass aspeed_sgpio struct for
> > calculating gpio offset wihtout using the hardcoded value.
>
> without
>
> ...
>
> > +#include <linux/of_device.h>
>
> Why?
>
> ...
>
I will remove it as of_device_get_match_data() will be replaced
to device_get_match_data()
> > +#define GPIO_OFFSET(x) ((x) & 0x1f)
>
> GENMASK()
>
> ...
>
Do you mean the macro should be modified as follows?
#define GPIO_OFFSET(x) ((x) & GENMASK(4, 0))
> > + pdata = of_device_get_match_data(&pdev->dev);
>
> device_get_match_data()
>
> I guess you may replace all those of_*() to the corresponding
> device_*() or fwnode_*() calls.
>
Thanks for the reviews, I will add a new patch for replacing all
of_*() to device_*().
> --
> With Best Regards,
> Andy Shevchenko
WARNING: multiple messages have this Message-ID (diff)
From: Steven Lee <steven_lee@aspeedtech.com>
To: Andy Shevchenko <andy.shevchenko@gmail.com>
Cc: Linus Walleij <linus.walleij@linaro.org>,
Bartosz Golaszewski <bgolaszewski@baylibre.com>,
Rob Herring <robh+dt@kernel.org>, Joel Stanley <joel@jms.id.au>,
Andrew Jeffery <andrew@aj.id.au>,
"open list:GPIO SUBSYSTEM" <linux-gpio@vger.kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@vger.kernel.org>,
"moderated list:ARM/ASPEED MACHINE SUPPORT"
<linux-arm-kernel@lists.infradead.org>,
"moderated list:ARM/ASPEED MACHINE SUPPORT"
<linux-aspeed@lists.ozlabs.org>,
open list <linux-kernel@vger.kernel.org>,
"Hongweiz@ami.com" <Hongweiz@ami.com>,
Ryan Chen <ryan_chen@aspeedtech.com>,
Billy Tsai <billy_tsai@aspeedtech.com>
Subject: Re: [PATCH v3 3/5] gpio: gpio-aspeed-sgpio: Add AST2600 sgpio support
Date: Fri, 4 Jun 2021 10:14:23 +0800 [thread overview]
Message-ID: <20210604021422.GA25112@aspeedtech.com> (raw)
In-Reply-To: <CAHp75Vef0HDXAHzSNL-LtA0Sra6Zpivt513_+aFR_um0JeFkog@mail.gmail.com>
The 06/03/2021 19:05, Andy Shevchenko wrote:
> On Thu, Jun 3, 2021 at 1:19 PM Steven Lee <steven_lee@aspeedtech.com> wrote:
> >
> > AST2600 SoC has 2 SGPIO master interfaces one with 128 pins another one
> > with 80 pins.
> > In the current driver, the maximum number of gpio pins of SoC is hardcoded
> > as 80 and the gpio pin count mask for GPIO Configuration register is
> > hardcode as GENMASK(9,6). In addition, some functions uses the hardcoded
>
> use
>
> > value to calculate the gpio offset.
> > The patch adds ast2600 compatibles and platform data that includes the
> > max number of gpio pins supported by ast2600 and gpio pin count mask for
> > GPIO Configuration register.
> > The patch also modifies some functions to pass aspeed_sgpio struct for
> > calculating gpio offset wihtout using the hardcoded value.
>
> without
>
> ...
>
> > +#include <linux/of_device.h>
>
> Why?
>
> ...
>
I will remove it as of_device_get_match_data() will be replaced
to device_get_match_data()
> > +#define GPIO_OFFSET(x) ((x) & 0x1f)
>
> GENMASK()
>
> ...
>
Do you mean the macro should be modified as follows?
#define GPIO_OFFSET(x) ((x) & GENMASK(4, 0))
> > + pdata = of_device_get_match_data(&pdev->dev);
>
> device_get_match_data()
>
> I guess you may replace all those of_*() to the corresponding
> device_*() or fwnode_*() calls.
>
Thanks for the reviews, I will add a new patch for replacing all
of_*() to device_*().
> --
> With Best Regards,
> Andy Shevchenko
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-06-04 2:14 UTC|newest]
Thread overview: 54+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-03 10:18 [PATCH v3 0/5] ASPEED sgpio driver enhancement Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 10:18 ` [PATCH v3 1/5] dt-bindings: aspeed-sgpio: Convert txt bindings to yaml Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 23:25 ` Andrew Jeffery
2021-06-03 23:25 ` Andrew Jeffery
2021-06-03 23:25 ` Andrew Jeffery
2021-06-04 3:30 ` Steven Lee
2021-06-04 3:30 ` Steven Lee
2021-06-04 3:30 ` Steven Lee
2021-06-04 3:40 ` Andrew Jeffery
2021-06-04 3:40 ` Andrew Jeffery
2021-06-04 3:40 ` Andrew Jeffery
2021-06-09 9:17 ` Linus Walleij
2021-06-09 9:17 ` Linus Walleij
2021-06-09 9:17 ` Linus Walleij
2021-06-03 10:18 ` [PATCH v3 2/5] ARM: dts: aspeed-g6: Add SGPIO node Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 23:29 ` Andrew Jeffery
2021-06-03 23:29 ` Andrew Jeffery
2021-06-03 23:29 ` Andrew Jeffery
2021-06-03 10:18 ` [PATCH v3 3/5] gpio: gpio-aspeed-sgpio: Add AST2600 sgpio support Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 11:05 ` Andy Shevchenko
2021-06-03 11:05 ` Andy Shevchenko
2021-06-03 11:05 ` Andy Shevchenko
2021-06-04 2:08 ` Steven Lee
2021-06-04 2:08 ` Steven Lee
2021-06-04 2:08 ` Steven Lee
2021-06-04 2:14 ` Steven Lee [this message]
2021-06-04 2:14 ` Steven Lee
2021-06-04 2:14 ` Steven Lee
2021-06-04 10:21 ` Andy Shevchenko
2021-06-04 10:21 ` Andy Shevchenko
2021-06-04 10:21 ` Andy Shevchenko
2021-06-03 10:18 ` [PATCH v3 4/5] gpio: gpio-aspeed-sgpio: Add set_config function Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 11:07 ` Andy Shevchenko
2021-06-03 11:07 ` Andy Shevchenko
2021-06-03 11:07 ` Andy Shevchenko
2021-06-04 2:18 ` Steven Lee
2021-06-04 2:18 ` Steven Lee
2021-06-04 2:18 ` Steven Lee
2021-06-03 10:18 ` [PATCH v3 5/5] gpio: gpio-aspeed-sgpio: Move irq_chip to aspeed-sgpio struct Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 10:18 ` Steven Lee
2021-06-03 23:28 ` Andrew Jeffery
2021-06-03 23:28 ` Andrew Jeffery
2021-06-03 23:28 ` Andrew Jeffery
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210604021422.GA25112@aspeedtech.com \
--to=steven_lee@aspeedtech.com \
--cc=linux-aspeed@lists.ozlabs.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.