From: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
To: linux-aspeed@lists.ozlabs.org
Subject: [PATCH v4 0/4] arm: aspeed: Add eSPI support
Date: Wed, 1 Sep 2021 11:30:11 +0800 [thread overview]
Message-ID: <20210901033015.910-1-chiawei_wang@aspeedtech.com> (raw)
This patch series add the driver support for the eSPI controller
of Aspeed 5/6th generation SoCs. This controller is a slave device
communicating with a master over Enhanced Serial Peripheral Interface (eSPI).
It supports all of the 4 eSPI channels, namely peripheral, virtual wire,
out-of-band, and flash, and operates at max frequency of 66MHz.
v4:
- fix dt-bindgins error with patternProperties
- fix data type warning for ARM64 compilation
- replace header based implementation with .c files
- add more description for the ioctl interface
v3:
- remove the redundant patch "clk: aspeed: Add eSPI reset bit"
- fix missing header inclusion reported by test bot
- fix dt-bindings error reported by yamllint
v2:
- remove irqchip implementation
- merge per-channel drivers into single one to avoid the racing issue
among eSPI handshake process and driver probing.
Chia-Wei Wang (4):
dt-bindings: aspeed: Add eSPI controller
MAINTAINER: Add ASPEED eSPI driver entry
soc: aspeed: Add eSPI driver
ARM: dts: aspeed: Add eSPI node
.../devicetree/bindings/soc/aspeed/espi.yaml | 162 +++++
MAINTAINERS | 9 +
arch/arm/boot/dts/aspeed-g6.dtsi | 17 +
drivers/soc/aspeed/Kconfig | 11 +
drivers/soc/aspeed/Makefile | 5 +
drivers/soc/aspeed/aspeed-espi-ctrl.c | 214 +++++++
drivers/soc/aspeed/aspeed-espi-ctrl.h | 308 ++++++++++
drivers/soc/aspeed/aspeed-espi-flash.c | 352 +++++++++++
drivers/soc/aspeed/aspeed-espi-flash.h | 45 ++
drivers/soc/aspeed/aspeed-espi-ioc.h | 195 ++++++
drivers/soc/aspeed/aspeed-espi-oob.c | 558 ++++++++++++++++++
drivers/soc/aspeed/aspeed-espi-oob.h | 70 +++
drivers/soc/aspeed/aspeed-espi-perif.c | 511 ++++++++++++++++
drivers/soc/aspeed/aspeed-espi-perif.h | 45 ++
drivers/soc/aspeed/aspeed-espi-vw.c | 137 +++++
drivers/soc/aspeed/aspeed-espi-vw.h | 21 +
16 files changed, 2660 insertions(+)
create mode 100644 Documentation/devicetree/bindings/soc/aspeed/espi.yaml
create mode 100644 drivers/soc/aspeed/aspeed-espi-ctrl.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-ctrl.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-flash.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-flash.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-ioc.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-oob.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-oob.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-perif.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-perif.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-vw.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-vw.h
--
2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
To: <robh+dt@kernel.org>, <joel@jms.id.au>, <andrew@aj.id.au>,
<linux-aspeed@lists.ozlabs.org>, <openbmc@lists.ozlabs.org>,
<devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>
Cc: ryan_chen@aspeedtech.com
Subject: [PATCH v4 0/4] arm: aspeed: Add eSPI support
Date: Wed, 1 Sep 2021 11:30:11 +0800 [thread overview]
Message-ID: <20210901033015.910-1-chiawei_wang@aspeedtech.com> (raw)
This patch series add the driver support for the eSPI controller
of Aspeed 5/6th generation SoCs. This controller is a slave device
communicating with a master over Enhanced Serial Peripheral Interface (eSPI).
It supports all of the 4 eSPI channels, namely peripheral, virtual wire,
out-of-band, and flash, and operates at max frequency of 66MHz.
v4:
- fix dt-bindgins error with patternProperties
- fix data type warning for ARM64 compilation
- replace header based implementation with .c files
- add more description for the ioctl interface
v3:
- remove the redundant patch "clk: aspeed: Add eSPI reset bit"
- fix missing header inclusion reported by test bot
- fix dt-bindings error reported by yamllint
v2:
- remove irqchip implementation
- merge per-channel drivers into single one to avoid the racing issue
among eSPI handshake process and driver probing.
Chia-Wei Wang (4):
dt-bindings: aspeed: Add eSPI controller
MAINTAINER: Add ASPEED eSPI driver entry
soc: aspeed: Add eSPI driver
ARM: dts: aspeed: Add eSPI node
.../devicetree/bindings/soc/aspeed/espi.yaml | 162 +++++
MAINTAINERS | 9 +
arch/arm/boot/dts/aspeed-g6.dtsi | 17 +
drivers/soc/aspeed/Kconfig | 11 +
drivers/soc/aspeed/Makefile | 5 +
drivers/soc/aspeed/aspeed-espi-ctrl.c | 214 +++++++
drivers/soc/aspeed/aspeed-espi-ctrl.h | 308 ++++++++++
drivers/soc/aspeed/aspeed-espi-flash.c | 352 +++++++++++
drivers/soc/aspeed/aspeed-espi-flash.h | 45 ++
drivers/soc/aspeed/aspeed-espi-ioc.h | 195 ++++++
drivers/soc/aspeed/aspeed-espi-oob.c | 558 ++++++++++++++++++
drivers/soc/aspeed/aspeed-espi-oob.h | 70 +++
drivers/soc/aspeed/aspeed-espi-perif.c | 511 ++++++++++++++++
drivers/soc/aspeed/aspeed-espi-perif.h | 45 ++
drivers/soc/aspeed/aspeed-espi-vw.c | 137 +++++
drivers/soc/aspeed/aspeed-espi-vw.h | 21 +
16 files changed, 2660 insertions(+)
create mode 100644 Documentation/devicetree/bindings/soc/aspeed/espi.yaml
create mode 100644 drivers/soc/aspeed/aspeed-espi-ctrl.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-ctrl.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-flash.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-flash.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-ioc.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-oob.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-oob.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-perif.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-perif.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-vw.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-vw.h
--
2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
To: <robh+dt@kernel.org>, <joel@jms.id.au>, <andrew@aj.id.au>,
<linux-aspeed@lists.ozlabs.org>, <openbmc@lists.ozlabs.org>,
<devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>
Cc: <ryan_chen@aspeedtech.com>
Subject: [PATCH v4 0/4] arm: aspeed: Add eSPI support
Date: Wed, 1 Sep 2021 11:30:11 +0800 [thread overview]
Message-ID: <20210901033015.910-1-chiawei_wang@aspeedtech.com> (raw)
This patch series add the driver support for the eSPI controller
of Aspeed 5/6th generation SoCs. This controller is a slave device
communicating with a master over Enhanced Serial Peripheral Interface (eSPI).
It supports all of the 4 eSPI channels, namely peripheral, virtual wire,
out-of-band, and flash, and operates at max frequency of 66MHz.
v4:
- fix dt-bindgins error with patternProperties
- fix data type warning for ARM64 compilation
- replace header based implementation with .c files
- add more description for the ioctl interface
v3:
- remove the redundant patch "clk: aspeed: Add eSPI reset bit"
- fix missing header inclusion reported by test bot
- fix dt-bindings error reported by yamllint
v2:
- remove irqchip implementation
- merge per-channel drivers into single one to avoid the racing issue
among eSPI handshake process and driver probing.
Chia-Wei Wang (4):
dt-bindings: aspeed: Add eSPI controller
MAINTAINER: Add ASPEED eSPI driver entry
soc: aspeed: Add eSPI driver
ARM: dts: aspeed: Add eSPI node
.../devicetree/bindings/soc/aspeed/espi.yaml | 162 +++++
MAINTAINERS | 9 +
arch/arm/boot/dts/aspeed-g6.dtsi | 17 +
drivers/soc/aspeed/Kconfig | 11 +
drivers/soc/aspeed/Makefile | 5 +
drivers/soc/aspeed/aspeed-espi-ctrl.c | 214 +++++++
drivers/soc/aspeed/aspeed-espi-ctrl.h | 308 ++++++++++
drivers/soc/aspeed/aspeed-espi-flash.c | 352 +++++++++++
drivers/soc/aspeed/aspeed-espi-flash.h | 45 ++
drivers/soc/aspeed/aspeed-espi-ioc.h | 195 ++++++
drivers/soc/aspeed/aspeed-espi-oob.c | 558 ++++++++++++++++++
drivers/soc/aspeed/aspeed-espi-oob.h | 70 +++
drivers/soc/aspeed/aspeed-espi-perif.c | 511 ++++++++++++++++
drivers/soc/aspeed/aspeed-espi-perif.h | 45 ++
drivers/soc/aspeed/aspeed-espi-vw.c | 137 +++++
drivers/soc/aspeed/aspeed-espi-vw.h | 21 +
16 files changed, 2660 insertions(+)
create mode 100644 Documentation/devicetree/bindings/soc/aspeed/espi.yaml
create mode 100644 drivers/soc/aspeed/aspeed-espi-ctrl.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-ctrl.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-flash.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-flash.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-ioc.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-oob.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-oob.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-perif.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-perif.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-vw.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-vw.h
--
2.17.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
To: <robh+dt@kernel.org>, <joel@jms.id.au>, <andrew@aj.id.au>,
<linux-aspeed@lists.ozlabs.org>, <openbmc@lists.ozlabs.org>,
<devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>
Cc: <ryan_chen@aspeedtech.com>
Subject: [PATCH v4 0/4] arm: aspeed: Add eSPI support
Date: Wed, 1 Sep 2021 11:30:11 +0800 [thread overview]
Message-ID: <20210901033015.910-1-chiawei_wang@aspeedtech.com> (raw)
This patch series add the driver support for the eSPI controller
of Aspeed 5/6th generation SoCs. This controller is a slave device
communicating with a master over Enhanced Serial Peripheral Interface (eSPI).
It supports all of the 4 eSPI channels, namely peripheral, virtual wire,
out-of-band, and flash, and operates at max frequency of 66MHz.
v4:
- fix dt-bindgins error with patternProperties
- fix data type warning for ARM64 compilation
- replace header based implementation with .c files
- add more description for the ioctl interface
v3:
- remove the redundant patch "clk: aspeed: Add eSPI reset bit"
- fix missing header inclusion reported by test bot
- fix dt-bindings error reported by yamllint
v2:
- remove irqchip implementation
- merge per-channel drivers into single one to avoid the racing issue
among eSPI handshake process and driver probing.
Chia-Wei Wang (4):
dt-bindings: aspeed: Add eSPI controller
MAINTAINER: Add ASPEED eSPI driver entry
soc: aspeed: Add eSPI driver
ARM: dts: aspeed: Add eSPI node
.../devicetree/bindings/soc/aspeed/espi.yaml | 162 +++++
MAINTAINERS | 9 +
arch/arm/boot/dts/aspeed-g6.dtsi | 17 +
drivers/soc/aspeed/Kconfig | 11 +
drivers/soc/aspeed/Makefile | 5 +
drivers/soc/aspeed/aspeed-espi-ctrl.c | 214 +++++++
drivers/soc/aspeed/aspeed-espi-ctrl.h | 308 ++++++++++
drivers/soc/aspeed/aspeed-espi-flash.c | 352 +++++++++++
drivers/soc/aspeed/aspeed-espi-flash.h | 45 ++
drivers/soc/aspeed/aspeed-espi-ioc.h | 195 ++++++
drivers/soc/aspeed/aspeed-espi-oob.c | 558 ++++++++++++++++++
drivers/soc/aspeed/aspeed-espi-oob.h | 70 +++
drivers/soc/aspeed/aspeed-espi-perif.c | 511 ++++++++++++++++
drivers/soc/aspeed/aspeed-espi-perif.h | 45 ++
drivers/soc/aspeed/aspeed-espi-vw.c | 137 +++++
drivers/soc/aspeed/aspeed-espi-vw.h | 21 +
16 files changed, 2660 insertions(+)
create mode 100644 Documentation/devicetree/bindings/soc/aspeed/espi.yaml
create mode 100644 drivers/soc/aspeed/aspeed-espi-ctrl.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-ctrl.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-flash.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-flash.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-ioc.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-oob.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-oob.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-perif.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-perif.h
create mode 100644 drivers/soc/aspeed/aspeed-espi-vw.c
create mode 100644 drivers/soc/aspeed/aspeed-espi-vw.h
--
2.17.1
next reply other threads:[~2021-09-01 3:30 UTC|newest]
Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-01 3:30 Chia-Wei Wang [this message]
2021-09-01 3:30 ` [PATCH v4 0/4] arm: aspeed: Add eSPI support Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` [PATCH v4 1/4] dt-bindings: aspeed: Add eSPI controller Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` [PATCH v4 2/4] MAINTAINER: Add ASPEED eSPI driver entry Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` [PATCH v4 3/4] soc: aspeed: Add eSPI driver Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-02 3:29 ` Jeremy Kerr
2021-09-02 3:29 ` Jeremy Kerr
2021-09-02 3:29 ` Jeremy Kerr
2021-09-02 6:44 ` ChiaWei Wang
2021-09-02 6:44 ` ChiaWei Wang
2021-09-02 6:44 ` ChiaWei Wang
2021-09-02 6:44 ` ChiaWei Wang
2021-09-02 7:04 ` Jeremy Kerr
2021-09-02 7:04 ` Jeremy Kerr
2021-09-02 7:04 ` Jeremy Kerr
2021-09-06 1:19 ` ChiaWei Wang
2021-09-06 1:19 ` ChiaWei Wang
2021-09-06 1:19 ` ChiaWei Wang
2021-09-06 3:16 ` Jeremy Kerr
2021-09-06 3:16 ` Jeremy Kerr
2021-09-06 3:16 ` Jeremy Kerr
2021-09-08 9:16 ` ChiaWei Wang
2021-09-08 9:16 ` ChiaWei Wang
2021-09-08 9:16 ` ChiaWei Wang
2021-09-09 1:52 ` Jeremy Kerr
2021-09-09 1:52 ` Jeremy Kerr
2021-09-09 1:52 ` Jeremy Kerr
2021-09-10 3:23 ` ChiaWei Wang
2021-09-10 3:23 ` ChiaWei Wang
2021-09-10 3:23 ` ChiaWei Wang
2021-09-01 3:30 ` [PATCH v4 4/4] ARM: dts: aspeed: Add eSPI node Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-09-01 3:30 ` Chia-Wei Wang
2021-11-10 11:21 ` Andrei Kartashev
2021-11-10 11:21 ` Andrei Kartashev
2021-11-10 11:21 ` Andrei Kartashev
2021-11-10 11:21 ` Andrei Kartashev
2021-11-11 1:55 ` ChiaWei Wang
2021-11-11 1:55 ` ChiaWei Wang
2021-11-11 1:55 ` ChiaWei Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210901033015.910-1-chiawei_wang@aspeedtech.com \
--to=chiawei_wang@aspeedtech.com \
--cc=linux-aspeed@lists.ozlabs.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.