From: Zev Weiss <zweiss@equinix.com>
To: "Jonathan Neuschäfer" <j.neuschaefer@gmx.net>
Cc: Andy Shevchenko <andy.shevchenko@gmail.com>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
Tomer Maimon <tmaimon77@gmail.com>,
"openbmc@lists.ozlabs.org" <openbmc@lists.ozlabs.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>,
Rob Herring <robh+dt@kernel.org>,
Linus Walleij <linus.walleij@linaro.org>
Subject: Re: [PATCH v2 5/8] pinctrl: nuvoton: Add driver for WPCM450
Date: Thu, 9 Dec 2021 08:26:24 +0000 [thread overview]
Message-ID: <20211209082623.GF25091@packtop> (raw)
In-Reply-To: <YbC6Bv2teZ5CFhFQ@latitude>
On Wed, Dec 08, 2021 at 05:58:30AM PST, Jonathan Neuschäfer wrote:
>Hi,
>
>On Wed, Dec 08, 2021 at 01:24:18PM +0200, Andy Shevchenko wrote:
>> On Tuesday, December 7, 2021, Jonathan Neuschäfer <j.neuschaefer@gmx.net>
>
><snip>
>
>> > +static void wpcm450_gpio_irqhandler(struct irq_desc *desc)
>> > +{
>> > + struct wpcm450_gpio *gpio = gpiochip_get_data(irq_desc_
>> > get_handler_data(desc));
>> > + struct wpcm450_pinctrl *pctrl = gpio->pctrl;
>> > + struct irq_chip *chip = irq_desc_get_chip(desc);
>> > + unsigned long pending;
>> > + unsigned long flags;
>> > + unsigned long ours;
>> > + unsigned int bit;
>> > +
>> > + ours = ((1UL << gpio->num_irqs) - 1) << gpio->first_irq_bit;
>>
>>
>> BIT()
>
>I'll use it, but in this case, I think it doesn't simplify much the
>whole expression all that much. Is there perhaps a macro that
>constructs a continuous bitmask of N bits, perhaps additionally
>left-shifted by M bits?
>
>Maybe somewhere in the bitmap_* API...
>
There's GENMASK(), though it takes a high bit and low bit rather than a
bit position and count, so it'd require a small bit of arithmetic, e.g.
lastbit = gpio->first_irq_bit + gpio->num_irqs - 1;
ours = GENMASK(lastbit, gpio->first_irq_bit);
or a manual shift:
ours = GENMASK(gpio->num_irqs - 1, 0) << gpio->first_irq_bit;
(I don't have any terribly strong opinions on which of these is best,
personally.)
Zev
WARNING: multiple messages have this Message-ID (diff)
From: Zev Weiss <zweiss@equinix.com>
To: "Jonathan Neuschäfer" <j.neuschaefer@gmx.net>
Cc: "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
Tomer Maimon <tmaimon77@gmail.com>,
"openbmc@lists.ozlabs.org" <openbmc@lists.ozlabs.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>,
Andy Shevchenko <andy.shevchenko@gmail.com>,
Rob Herring <robh+dt@kernel.org>,
Linus Walleij <linus.walleij@linaro.org>
Subject: Re: [PATCH v2 5/8] pinctrl: nuvoton: Add driver for WPCM450
Date: Thu, 9 Dec 2021 08:26:24 +0000 [thread overview]
Message-ID: <20211209082623.GF25091@packtop> (raw)
In-Reply-To: <YbC6Bv2teZ5CFhFQ@latitude>
On Wed, Dec 08, 2021 at 05:58:30AM PST, Jonathan Neuschäfer wrote:
>Hi,
>
>On Wed, Dec 08, 2021 at 01:24:18PM +0200, Andy Shevchenko wrote:
>> On Tuesday, December 7, 2021, Jonathan Neuschäfer <j.neuschaefer@gmx.net>
>
><snip>
>
>> > +static void wpcm450_gpio_irqhandler(struct irq_desc *desc)
>> > +{
>> > + struct wpcm450_gpio *gpio = gpiochip_get_data(irq_desc_
>> > get_handler_data(desc));
>> > + struct wpcm450_pinctrl *pctrl = gpio->pctrl;
>> > + struct irq_chip *chip = irq_desc_get_chip(desc);
>> > + unsigned long pending;
>> > + unsigned long flags;
>> > + unsigned long ours;
>> > + unsigned int bit;
>> > +
>> > + ours = ((1UL << gpio->num_irqs) - 1) << gpio->first_irq_bit;
>>
>>
>> BIT()
>
>I'll use it, but in this case, I think it doesn't simplify much the
>whole expression all that much. Is there perhaps a macro that
>constructs a continuous bitmask of N bits, perhaps additionally
>left-shifted by M bits?
>
>Maybe somewhere in the bitmap_* API...
>
There's GENMASK(), though it takes a high bit and low bit rather than a
bit position and count, so it'd require a small bit of arithmetic, e.g.
lastbit = gpio->first_irq_bit + gpio->num_irqs - 1;
ours = GENMASK(lastbit, gpio->first_irq_bit);
or a manual shift:
ours = GENMASK(gpio->num_irqs - 1, 0) << gpio->first_irq_bit;
(I don't have any terribly strong opinions on which of these is best,
personally.)
Zev
next prev parent reply other threads:[~2021-12-09 10:45 UTC|newest]
Thread overview: 53+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-12-07 21:08 [PATCH v2 0/8] Nuvoton WPCM450 pinctrl and GPIO driver Jonathan Neuschäfer
2021-12-07 21:08 ` Jonathan Neuschäfer
2021-12-07 21:08 ` [PATCH v2 1/8] dt-bindings: arm/npcm: Add binding for global control registers (GCR) Jonathan Neuschäfer
2021-12-07 21:08 ` Jonathan Neuschäfer
2021-12-08 13:44 ` Rob Herring
2021-12-08 13:44 ` Rob Herring
2021-12-10 14:54 ` Rob Herring
2021-12-10 14:54 ` Rob Herring
2021-12-12 23:12 ` Jonathan Neuschäfer
2021-12-12 23:12 ` Jonathan Neuschäfer
2021-12-07 21:08 ` [PATCH v2 2/8] MAINTAINERS: Match all of bindings/arm/npcm/ as part of NPCM architecture Jonathan Neuschäfer
2021-12-07 21:08 ` Jonathan Neuschäfer
2021-12-07 21:08 ` [PATCH v2 3/8] ARM: dts: wpcm450: Add global control registers (GCR) node Jonathan Neuschäfer
2021-12-07 21:08 ` Jonathan Neuschäfer
2021-12-07 21:08 ` [PATCH v2 4/8] dt-bindings: pinctrl: Add Nuvoton WPCM450 Jonathan Neuschäfer
2021-12-07 21:08 ` Jonathan Neuschäfer
2021-12-08 13:44 ` Rob Herring
2021-12-08 13:44 ` Rob Herring
2021-12-10 15:18 ` Rob Herring
2021-12-10 15:18 ` Rob Herring
2021-12-12 23:38 ` Jonathan Neuschäfer
2021-12-12 23:38 ` Jonathan Neuschäfer
2021-12-07 21:08 ` [PATCH v2 5/8] pinctrl: nuvoton: Add driver for WPCM450 Jonathan Neuschäfer
2021-12-07 21:08 ` Jonathan Neuschäfer
2021-12-08 0:51 ` kernel test robot
2021-12-08 0:51 ` kernel test robot
2021-12-08 0:51 ` kernel test robot
2021-12-08 2:34 ` kernel test robot
2021-12-08 2:34 ` kernel test robot
2021-12-08 2:34 ` kernel test robot
2021-12-08 11:24 ` Andy Shevchenko
2021-12-08 13:58 ` Jonathan Neuschäfer
2021-12-08 13:58 ` Jonathan Neuschäfer
2021-12-08 14:14 ` Andy Shevchenko
2021-12-08 14:14 ` Andy Shevchenko
2021-12-12 23:02 ` Jonathan Neuschäfer
2021-12-12 23:02 ` Jonathan Neuschäfer
2021-12-09 8:26 ` Zev Weiss [this message]
2021-12-09 8:26 ` Zev Weiss
2021-12-10 1:41 ` Linus Walleij
2021-12-10 1:41 ` Linus Walleij
2021-12-12 23:03 ` Jonathan Neuschäfer
2021-12-12 23:03 ` Jonathan Neuschäfer
2021-12-07 21:08 ` [PATCH v2 6/8] ARM: dts: wpcm450: Add pinctrl and GPIO nodes Jonathan Neuschäfer
2021-12-07 21:08 ` Jonathan Neuschäfer
2021-12-10 1:42 ` Linus Walleij
2021-12-10 1:42 ` Linus Walleij
2021-12-07 21:08 ` [PATCH v2 7/8] ARM: dts: wpcm450: Add pin functions Jonathan Neuschäfer
2021-12-07 21:08 ` Jonathan Neuschäfer
2021-12-07 21:08 ` [PATCH v2 8/8] ARM: dts: wpcm450-supermicro-x9sci-ln4f: Add GPIO LEDs and buttons Jonathan Neuschäfer
2021-12-07 21:08 ` Jonathan Neuschäfer
-- strict thread matches above, loose matches on Subject: below --
2021-12-09 18:40 [PATCH v2 5/8] pinctrl: nuvoton: Add driver for WPCM450 kernel test robot
2021-12-19 1:24 kernel test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211209082623.GF25091@packtop \
--to=zweiss@equinix.com \
--cc=andy.shevchenko@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=j.neuschaefer@gmx.net \
--cc=linus.walleij@linaro.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=openbmc@lists.ozlabs.org \
--cc=robh+dt@kernel.org \
--cc=tmaimon77@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.