From: Ramalingam C <ramalingam.c@intel.com>
To: intel-gfx <intel-gfx@lists.freedesktop.org>,
dri-devel <dri-devel@lists.freedesktop.org>
Cc: Hellstrom Thomas <thomas.hellstrom@intel.com>,
Matthew Auld <matthew.auld@intel.com>
Subject: [Intel-gfx] [PATCH 5/5] drm/i915/guc: Allow user to override driver load failure without GuC
Date: Sat, 29 Jan 2022 00:22:09 +0530 [thread overview]
Message-ID: <20220128185209.18077-6-ramalingam.c@intel.com> (raw)
In-Reply-To: <20220128185209.18077-1-ramalingam.c@intel.com>
From: Stuart Summers <stuart.summers@intel.com>
The driver is set currently to fail modprobe when GuC is disabled
(enable_guc=0) after GuC has been loaded on a previous modprobe.
For GuC deprivilege, the BIOS is setting the locked bit, so the
driver always considers the GuC to have been loaded and thus does
not support enable_guc=0 on these platforms.
There are some debug scenarios where loading without GuC can be
interesting. Add a new feature flag for GuC deprivilege and a mode
(enable_guc=0x80) which can be exclusively set to skip the locked
bit check.
cc: Radhakrishna Sripada <radhakrishna.sripada@intel.com>
Signed-off-by: Stuart Summers <stuart.summers@intel.com>
Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Signed-off-by: Ramalingam C <ramalingam.c@intel.com>
---
drivers/gpu/drm/i915/gt/uc/intel_uc.c | 17 +++++++++++++++--
drivers/gpu/drm/i915/i915_params.h | 1 +
2 files changed, 16 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/uc/intel_uc.c b/drivers/gpu/drm/i915/gt/uc/intel_uc.c
index da199aa6989f..a1376dbd04fe 100644
--- a/drivers/gpu/drm/i915/gt/uc/intel_uc.c
+++ b/drivers/gpu/drm/i915/gt/uc/intel_uc.c
@@ -108,7 +108,7 @@ static void __confirm_options(struct intel_uc *uc)
"Incompatible option enable_guc=%d - %s\n",
i915->params.enable_guc, "GuC submission is N/A");
- if (i915->params.enable_guc & ~ENABLE_GUC_MASK)
+ if (i915->params.enable_guc & ~(ENABLE_GUC_MASK | ENABLE_GUC_DO_NOT_LOAD_GUC))
drm_info(&i915->drm,
"Incompatible option enable_guc=%d - %s\n",
i915->params.enable_guc, "undocumented flag");
@@ -416,8 +416,21 @@ static bool uc_is_wopcm_locked(struct intel_uc *uc)
(intel_uncore_read(uncore, DMA_GUC_WOPCM_OFFSET) & GUC_WOPCM_OFFSET_VALID);
}
+static inline bool skip_lock_check(struct drm_i915_private *i915)
+{
+ /*
+ * For platforms with GuC deprivilege, if a user *really* wants
+ * to run without GuC, let that happen by setting enable_guc=0x80.
+ */
+ return (HAS_GUC_DEPRIVILEGE(i915) &&
+ (i915->params.enable_guc & ENABLE_GUC_DO_NOT_LOAD_GUC) &&
+ !(i915->params.enable_guc & ~ENABLE_GUC_DO_NOT_LOAD_GUC));
+}
+
static int __uc_check_hw(struct intel_uc *uc)
{
+ struct drm_i915_private *i915 = uc_to_gt(uc)->i915;
+
if (!intel_uc_supports_guc(uc))
return 0;
@@ -426,7 +439,7 @@ static int __uc_check_hw(struct intel_uc *uc)
* before on this system after reboot, otherwise we risk GPU hangs.
* To check if GuC was loaded before we look at WOPCM registers.
*/
- if (uc_is_wopcm_locked(uc))
+ if (uc_is_wopcm_locked(uc) && likely(!skip_lock_check(i915)))
return -EIO;
return 0;
diff --git a/drivers/gpu/drm/i915/i915_params.h b/drivers/gpu/drm/i915/i915_params.h
index c9d53ff910a0..8996ba2cc3a8 100644
--- a/drivers/gpu/drm/i915/i915_params.h
+++ b/drivers/gpu/drm/i915/i915_params.h
@@ -32,6 +32,7 @@ struct drm_printer;
#define ENABLE_GUC_SUBMISSION BIT(0)
#define ENABLE_GUC_LOAD_HUC BIT(1)
+#define ENABLE_GUC_DO_NOT_LOAD_GUC BIT(7)
#define ENABLE_GUC_MASK GENMASK(1, 0)
/*
--
2.20.1
WARNING: multiple messages have this Message-ID (diff)
From: Ramalingam C <ramalingam.c@intel.com>
To: intel-gfx <intel-gfx@lists.freedesktop.org>,
dri-devel <dri-devel@lists.freedesktop.org>
Cc: Stuart Summers <stuart.summers@intel.com>,
Hellstrom Thomas <thomas.hellstrom@intel.com>,
Matthew Auld <matthew.auld@intel.com>,
Radhakrishna Sripada <radhakrishna.sripada@intel.com>
Subject: [PATCH 5/5] drm/i915/guc: Allow user to override driver load failure without GuC
Date: Sat, 29 Jan 2022 00:22:09 +0530 [thread overview]
Message-ID: <20220128185209.18077-6-ramalingam.c@intel.com> (raw)
In-Reply-To: <20220128185209.18077-1-ramalingam.c@intel.com>
From: Stuart Summers <stuart.summers@intel.com>
The driver is set currently to fail modprobe when GuC is disabled
(enable_guc=0) after GuC has been loaded on a previous modprobe.
For GuC deprivilege, the BIOS is setting the locked bit, so the
driver always considers the GuC to have been loaded and thus does
not support enable_guc=0 on these platforms.
There are some debug scenarios where loading without GuC can be
interesting. Add a new feature flag for GuC deprivilege and a mode
(enable_guc=0x80) which can be exclusively set to skip the locked
bit check.
cc: Radhakrishna Sripada <radhakrishna.sripada@intel.com>
Signed-off-by: Stuart Summers <stuart.summers@intel.com>
Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Signed-off-by: Ramalingam C <ramalingam.c@intel.com>
---
drivers/gpu/drm/i915/gt/uc/intel_uc.c | 17 +++++++++++++++--
drivers/gpu/drm/i915/i915_params.h | 1 +
2 files changed, 16 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/uc/intel_uc.c b/drivers/gpu/drm/i915/gt/uc/intel_uc.c
index da199aa6989f..a1376dbd04fe 100644
--- a/drivers/gpu/drm/i915/gt/uc/intel_uc.c
+++ b/drivers/gpu/drm/i915/gt/uc/intel_uc.c
@@ -108,7 +108,7 @@ static void __confirm_options(struct intel_uc *uc)
"Incompatible option enable_guc=%d - %s\n",
i915->params.enable_guc, "GuC submission is N/A");
- if (i915->params.enable_guc & ~ENABLE_GUC_MASK)
+ if (i915->params.enable_guc & ~(ENABLE_GUC_MASK | ENABLE_GUC_DO_NOT_LOAD_GUC))
drm_info(&i915->drm,
"Incompatible option enable_guc=%d - %s\n",
i915->params.enable_guc, "undocumented flag");
@@ -416,8 +416,21 @@ static bool uc_is_wopcm_locked(struct intel_uc *uc)
(intel_uncore_read(uncore, DMA_GUC_WOPCM_OFFSET) & GUC_WOPCM_OFFSET_VALID);
}
+static inline bool skip_lock_check(struct drm_i915_private *i915)
+{
+ /*
+ * For platforms with GuC deprivilege, if a user *really* wants
+ * to run without GuC, let that happen by setting enable_guc=0x80.
+ */
+ return (HAS_GUC_DEPRIVILEGE(i915) &&
+ (i915->params.enable_guc & ENABLE_GUC_DO_NOT_LOAD_GUC) &&
+ !(i915->params.enable_guc & ~ENABLE_GUC_DO_NOT_LOAD_GUC));
+}
+
static int __uc_check_hw(struct intel_uc *uc)
{
+ struct drm_i915_private *i915 = uc_to_gt(uc)->i915;
+
if (!intel_uc_supports_guc(uc))
return 0;
@@ -426,7 +439,7 @@ static int __uc_check_hw(struct intel_uc *uc)
* before on this system after reboot, otherwise we risk GPU hangs.
* To check if GuC was loaded before we look at WOPCM registers.
*/
- if (uc_is_wopcm_locked(uc))
+ if (uc_is_wopcm_locked(uc) && likely(!skip_lock_check(i915)))
return -EIO;
return 0;
diff --git a/drivers/gpu/drm/i915/i915_params.h b/drivers/gpu/drm/i915/i915_params.h
index c9d53ff910a0..8996ba2cc3a8 100644
--- a/drivers/gpu/drm/i915/i915_params.h
+++ b/drivers/gpu/drm/i915/i915_params.h
@@ -32,6 +32,7 @@ struct drm_printer;
#define ENABLE_GUC_SUBMISSION BIT(0)
#define ENABLE_GUC_LOAD_HUC BIT(1)
+#define ENABLE_GUC_DO_NOT_LOAD_GUC BIT(7)
#define ENABLE_GUC_MASK GENMASK(1, 0)
/*
--
2.20.1
next prev parent reply other threads:[~2022-01-28 18:52 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-01-28 18:52 [Intel-gfx] [PATCH 0/5] Misc DG2 enabling patches Ramalingam C
2022-01-28 18:52 ` Ramalingam C
2022-01-28 18:52 ` [Intel-gfx] [PATCH 1/5] drm/i915/dg2: Add Wa_22011450934 Ramalingam C
2022-01-28 18:52 ` Ramalingam C
2022-02-07 11:48 ` [Intel-gfx] " Matthew Auld
2022-02-07 11:52 ` Matthew Auld
2022-02-11 13:34 ` Ramalingam C
2022-02-11 13:34 ` Ramalingam C
2022-01-28 18:52 ` [Intel-gfx] [PATCH 2/5] drm/i915: align the plane_vma to min_page_size of stolen mem Ramalingam C
2022-01-28 18:52 ` Ramalingam C
2022-01-31 10:18 ` [Intel-gfx] " Matthew Auld
2022-01-31 10:18 ` Matthew Auld
2022-01-31 10:26 ` [Intel-gfx] " Matthew Auld
2022-01-28 18:52 ` [Intel-gfx] [PATCH 3/5] drm/i915: More gt idling time with guc submission Ramalingam C
2022-01-28 18:52 ` Ramalingam C
2022-01-31 10:19 ` [Intel-gfx] " Matthew Auld
2022-01-31 10:19 ` Matthew Auld
2022-01-28 18:52 ` [Intel-gfx] [PATCH 4/5] drm/i915/dg2: Add Wa_22011100796 Ramalingam C
2022-01-28 18:52 ` Ramalingam C
2022-01-31 11:06 ` [Intel-gfx] " Matthew Auld
2022-01-28 18:52 ` Ramalingam C [this message]
2022-01-28 18:52 ` [PATCH 5/5] drm/i915/guc: Allow user to override driver load failure without GuC Ramalingam C
2022-02-07 16:55 ` [Intel-gfx] " Daniele Ceraolo Spurio
2022-02-07 16:55 ` Daniele Ceraolo Spurio
2022-02-11 13:32 ` Ramalingam C
2022-02-11 13:32 ` Ramalingam C
2022-01-28 19:21 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Misc DG2 enabling patches Patchwork
2022-01-28 19:49 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-01-29 1:53 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220128185209.18077-6-ramalingam.c@intel.com \
--to=ramalingam.c@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=matthew.auld@intel.com \
--cc=thomas.hellstrom@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.