From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Rohit Agarwal <quic_rohiagar@quicinc.com>
Cc: will@kernel.org, robin.murphy@arm.com, joro@8bytes.org,
robh+dt@kernel.org, krzk+dt@kernel.org, ulf.hansson@linaro.org,
agross@kernel.org, bjorn.andersson@linaro.org,
linux-arm-kernel@lists.infradead.org,
iommu@lists.linux-foundation.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org,
linux-arm-msm@vger.kernel.org
Subject: Re: [PATCH 3/7] ARM: dts: qcom: sdx65: Add support for SDHCI controller
Date: Mon, 11 Apr 2022 13:01:24 +0530 [thread overview]
Message-ID: <20220411073124.GC24975@thinkpad> (raw)
In-Reply-To: <1649660143-22400-4-git-send-email-quic_rohiagar@quicinc.com>
On Mon, Apr 11, 2022 at 12:25:39PM +0530, Rohit Agarwal wrote:
> Add devicetree support for SDHCI controller found in Qualcomm SDX65
> platform. The SDHCI controller is based on the MSM SDHCI v5 IP.
>
> Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com>
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Thanks,
Mani
> ---
> arch/arm/boot/dts/qcom-sdx65.dtsi | 13 +++++++++++++
> 1 file changed, 13 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-sdx65.dtsi b/arch/arm/boot/dts/qcom-sdx65.dtsi
> index 365df74..632ac78 100644
> --- a/arch/arm/boot/dts/qcom-sdx65.dtsi
> +++ b/arch/arm/boot/dts/qcom-sdx65.dtsi
> @@ -168,6 +168,19 @@
> #interrupt-cells = <2>;
> };
>
> + sdhc_1: sdhci@8804000 {
> + compatible = "qcom,sdx65-sdhci", "qcom,sdhci-msm-v5";
> + reg = <0x08804000 0x1000>;
> + reg-names = "hc_mem";
> + interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "hc_irq", "pwr_irq";
> + clocks = <&gcc GCC_SDCC1_APPS_CLK>,
> + <&gcc GCC_SDCC1_AHB_CLK>;
> + clock-names = "core", "iface";
> + status = "disabled";
> + };
> +
> pdc: interrupt-controller@b210000 {
> compatible = "qcom,sdx65-pdc", "qcom,pdc";
> reg = <0xb210000 0x10000>;
> --
> 2.7.4
>
WARNING: multiple messages have this Message-ID (diff)
From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Rohit Agarwal <quic_rohiagar@quicinc.com>
Cc: devicetree@vger.kernel.org, ulf.hansson@linaro.org,
linux-kernel@vger.kernel.org, will@kernel.org,
linux-mmc@vger.kernel.org, agross@kernel.org,
iommu@lists.linux-foundation.org, robh+dt@kernel.org,
linux-arm-msm@vger.kernel.org, krzk+dt@kernel.org,
robin.murphy@arm.com, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 3/7] ARM: dts: qcom: sdx65: Add support for SDHCI controller
Date: Mon, 11 Apr 2022 13:01:24 +0530 [thread overview]
Message-ID: <20220411073124.GC24975@thinkpad> (raw)
In-Reply-To: <1649660143-22400-4-git-send-email-quic_rohiagar@quicinc.com>
On Mon, Apr 11, 2022 at 12:25:39PM +0530, Rohit Agarwal wrote:
> Add devicetree support for SDHCI controller found in Qualcomm SDX65
> platform. The SDHCI controller is based on the MSM SDHCI v5 IP.
>
> Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com>
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Thanks,
Mani
> ---
> arch/arm/boot/dts/qcom-sdx65.dtsi | 13 +++++++++++++
> 1 file changed, 13 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-sdx65.dtsi b/arch/arm/boot/dts/qcom-sdx65.dtsi
> index 365df74..632ac78 100644
> --- a/arch/arm/boot/dts/qcom-sdx65.dtsi
> +++ b/arch/arm/boot/dts/qcom-sdx65.dtsi
> @@ -168,6 +168,19 @@
> #interrupt-cells = <2>;
> };
>
> + sdhc_1: sdhci@8804000 {
> + compatible = "qcom,sdx65-sdhci", "qcom,sdhci-msm-v5";
> + reg = <0x08804000 0x1000>;
> + reg-names = "hc_mem";
> + interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "hc_irq", "pwr_irq";
> + clocks = <&gcc GCC_SDCC1_APPS_CLK>,
> + <&gcc GCC_SDCC1_AHB_CLK>;
> + clock-names = "core", "iface";
> + status = "disabled";
> + };
> +
> pdc: interrupt-controller@b210000 {
> compatible = "qcom,sdx65-pdc", "qcom,pdc";
> reg = <0xb210000 0x10000>;
> --
> 2.7.4
>
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu
WARNING: multiple messages have this Message-ID (diff)
From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Rohit Agarwal <quic_rohiagar@quicinc.com>
Cc: will@kernel.org, robin.murphy@arm.com, joro@8bytes.org,
robh+dt@kernel.org, krzk+dt@kernel.org, ulf.hansson@linaro.org,
agross@kernel.org, bjorn.andersson@linaro.org,
linux-arm-kernel@lists.infradead.org,
iommu@lists.linux-foundation.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org,
linux-arm-msm@vger.kernel.org
Subject: Re: [PATCH 3/7] ARM: dts: qcom: sdx65: Add support for SDHCI controller
Date: Mon, 11 Apr 2022 13:01:24 +0530 [thread overview]
Message-ID: <20220411073124.GC24975@thinkpad> (raw)
In-Reply-To: <1649660143-22400-4-git-send-email-quic_rohiagar@quicinc.com>
On Mon, Apr 11, 2022 at 12:25:39PM +0530, Rohit Agarwal wrote:
> Add devicetree support for SDHCI controller found in Qualcomm SDX65
> platform. The SDHCI controller is based on the MSM SDHCI v5 IP.
>
> Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com>
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Thanks,
Mani
> ---
> arch/arm/boot/dts/qcom-sdx65.dtsi | 13 +++++++++++++
> 1 file changed, 13 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-sdx65.dtsi b/arch/arm/boot/dts/qcom-sdx65.dtsi
> index 365df74..632ac78 100644
> --- a/arch/arm/boot/dts/qcom-sdx65.dtsi
> +++ b/arch/arm/boot/dts/qcom-sdx65.dtsi
> @@ -168,6 +168,19 @@
> #interrupt-cells = <2>;
> };
>
> + sdhc_1: sdhci@8804000 {
> + compatible = "qcom,sdx65-sdhci", "qcom,sdhci-msm-v5";
> + reg = <0x08804000 0x1000>;
> + reg-names = "hc_mem";
> + interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "hc_irq", "pwr_irq";
> + clocks = <&gcc GCC_SDCC1_APPS_CLK>,
> + <&gcc GCC_SDCC1_AHB_CLK>;
> + clock-names = "core", "iface";
> + status = "disabled";
> + };
> +
> pdc: interrupt-controller@b210000 {
> compatible = "qcom,sdx65-pdc", "qcom,pdc";
> reg = <0xb210000 0x10000>;
> --
> 2.7.4
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-04-11 7:31 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-11 6:55 [PATCH 0/7] SDX65 devicetree updates Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` [PATCH 1/7] ARM: dts: qcom: sdx65: Add reserved memory nodes Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 7:30 ` Manivannan Sadhasivam
2022-04-11 7:30 ` Manivannan Sadhasivam
2022-04-11 7:30 ` Manivannan Sadhasivam
2022-04-11 6:55 ` [PATCH 2/7] dt-bindings: mmc: sdhci-msm: Document the SDX65 compatible Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` [PATCH 3/7] ARM: dts: qcom: sdx65: Add support for SDHCI controller Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 7:31 ` Manivannan Sadhasivam [this message]
2022-04-11 7:31 ` Manivannan Sadhasivam
2022-04-11 7:31 ` Manivannan Sadhasivam
2022-04-11 6:55 ` [PATCH 4/7] dt-bindings: arm-smmu: Add binding for SDX65 SMMU Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` [PATCH 5/7] ARM: dts: qcom: sdx65: Enable ARM SMMU Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 7:32 ` Manivannan Sadhasivam
2022-04-11 7:32 ` Manivannan Sadhasivam
2022-04-11 7:32 ` Manivannan Sadhasivam
2022-04-11 6:55 ` [PATCH 6/7] ARM: dts: qcom: sdx65: Add support for TCSR Mutex Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 7:33 ` Manivannan Sadhasivam
2022-04-11 7:33 ` Manivannan Sadhasivam
2022-04-11 7:33 ` Manivannan Sadhasivam
2022-04-11 6:55 ` [PATCH 7/7] ARM: dts: qcom: sdx65: Add Shared memory manager support Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 6:55 ` Rohit Agarwal
2022-04-11 7:27 ` [PATCH 0/7] SDX65 devicetree updates Manivannan Sadhasivam
2022-04-11 7:27 ` Manivannan Sadhasivam
2022-04-11 7:27 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220411073124.GC24975@thinkpad \
--to=manivannan.sadhasivam@linaro.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=iommu@lists.linux-foundation.org \
--cc=joro@8bytes.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=quic_rohiagar@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=robin.murphy@arm.com \
--cc=ulf.hansson@linaro.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.