From: Rob Herring <robh@kernel.org>
To: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
Cc: devicetree@vger.kernel.org, Will Deacon <will@kernel.org>,
linux-kernel@vger.kernel.org, iommu@lists.linux-foundation.org,
yuji2.ishikawa@toshiba.co.jp,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 2/3] iommu: bindings: Add binding documentation for Toshiba Visconti5 IOMMU device
Date: Thu, 2 Jun 2022 08:43:54 -0500 [thread overview]
Message-ID: <20220602134354.GA2170842-robh@kernel.org> (raw)
In-Reply-To: <20220525013147.2215355-3-nobuhiro1.iwamatsu@toshiba.co.jp>
On Wed, May 25, 2022 at 10:31:46AM +0900, Nobuhiro Iwamatsu wrote:
> Add documentation for the binding of Toshiba Visconti5 SoC's IOMMU.
>
> Signed-off-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
> ---
> .../bindings/iommu/toshiba,visconti-atu.yaml | 62 +++++++++++++++++++
> 1 file changed, 62 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml
>
> diff --git a/Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml b/Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml
> new file mode 100644
> index 000000000000..af8d6688fa70
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml
> @@ -0,0 +1,62 @@
> +# SPDX-License-Identifier: GPL-2.0-only
Dual license: GPL-2.0-only OR BSD-2-Clause
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/iommu/toshiba,visconti-atu.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Toshiba ARM SoC Visconti5 IOMMU (ATU)
> +
> +maintainers:
> + - Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
> +
> +description: |+
> + IOMMU (ATU) driver can bse used for Visconti5's multimedia IPs, such as
Bindings are for hardware, not drivers.
> + DCNN (Deep Convolutional Neural Network), VIIF(Video Input), VOIF(Video
> + output), and others.
> +
> +properties:
> + compatible:
> + const: toshiba,visconti-atu
> +
> + reg:
> + maxItems: 1
> +
> + "#iommu-cells":
> + const: 0
> +
> + toshiba,max-entry:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description: The size of entry for address
> + enum:
> + - 16
> + - 32
> +
> + toshiba,reserved-entry:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description: The reserve number of entry address.
> + default: 0
> + minimum: 0
> + maximum: 32
These 2 need a better description of what they are for.
> +
> +required:
> + - compatible
> + - reg
> + - "#iommu-cells"
> + - toshiba,max-entry
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + soc {
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + atu_affine0: iommu@1400f000 {
Drop unused labels.
> + compatible = "toshiba,visconti-atu";
> + reg = <0 0x1400F000 0 0x1000>;
> + toshiba,max-entry = <16>;
> + toshiba,reserved-entry = <1>;
> + #iommu-cells = <0>;
> + };
> + };
> --
> 2.36.0
>
>
>
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
Cc: Joerg Roedel <joro@8bytes.org>, Will Deacon <will@kernel.org>,
yuji2.ishikawa@toshiba.co.jp, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH 2/3] iommu: bindings: Add binding documentation for Toshiba Visconti5 IOMMU device
Date: Thu, 2 Jun 2022 08:43:54 -0500 [thread overview]
Message-ID: <20220602134354.GA2170842-robh@kernel.org> (raw)
In-Reply-To: <20220525013147.2215355-3-nobuhiro1.iwamatsu@toshiba.co.jp>
On Wed, May 25, 2022 at 10:31:46AM +0900, Nobuhiro Iwamatsu wrote:
> Add documentation for the binding of Toshiba Visconti5 SoC's IOMMU.
>
> Signed-off-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
> ---
> .../bindings/iommu/toshiba,visconti-atu.yaml | 62 +++++++++++++++++++
> 1 file changed, 62 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml
>
> diff --git a/Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml b/Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml
> new file mode 100644
> index 000000000000..af8d6688fa70
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml
> @@ -0,0 +1,62 @@
> +# SPDX-License-Identifier: GPL-2.0-only
Dual license: GPL-2.0-only OR BSD-2-Clause
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/iommu/toshiba,visconti-atu.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Toshiba ARM SoC Visconti5 IOMMU (ATU)
> +
> +maintainers:
> + - Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
> +
> +description: |+
> + IOMMU (ATU) driver can bse used for Visconti5's multimedia IPs, such as
Bindings are for hardware, not drivers.
> + DCNN (Deep Convolutional Neural Network), VIIF(Video Input), VOIF(Video
> + output), and others.
> +
> +properties:
> + compatible:
> + const: toshiba,visconti-atu
> +
> + reg:
> + maxItems: 1
> +
> + "#iommu-cells":
> + const: 0
> +
> + toshiba,max-entry:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description: The size of entry for address
> + enum:
> + - 16
> + - 32
> +
> + toshiba,reserved-entry:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description: The reserve number of entry address.
> + default: 0
> + minimum: 0
> + maximum: 32
These 2 need a better description of what they are for.
> +
> +required:
> + - compatible
> + - reg
> + - "#iommu-cells"
> + - toshiba,max-entry
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + soc {
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + atu_affine0: iommu@1400f000 {
Drop unused labels.
> + compatible = "toshiba,visconti-atu";
> + reg = <0 0x1400F000 0 0x1000>;
> + toshiba,max-entry = <16>;
> + toshiba,reserved-entry = <1>;
> + #iommu-cells = <0>;
> + };
> + };
> --
> 2.36.0
>
>
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
Cc: Joerg Roedel <joro@8bytes.org>, Will Deacon <will@kernel.org>,
yuji2.ishikawa@toshiba.co.jp, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH 2/3] iommu: bindings: Add binding documentation for Toshiba Visconti5 IOMMU device
Date: Thu, 2 Jun 2022 08:43:54 -0500 [thread overview]
Message-ID: <20220602134354.GA2170842-robh@kernel.org> (raw)
In-Reply-To: <20220525013147.2215355-3-nobuhiro1.iwamatsu@toshiba.co.jp>
On Wed, May 25, 2022 at 10:31:46AM +0900, Nobuhiro Iwamatsu wrote:
> Add documentation for the binding of Toshiba Visconti5 SoC's IOMMU.
>
> Signed-off-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
> ---
> .../bindings/iommu/toshiba,visconti-atu.yaml | 62 +++++++++++++++++++
> 1 file changed, 62 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml
>
> diff --git a/Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml b/Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml
> new file mode 100644
> index 000000000000..af8d6688fa70
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/iommu/toshiba,visconti-atu.yaml
> @@ -0,0 +1,62 @@
> +# SPDX-License-Identifier: GPL-2.0-only
Dual license: GPL-2.0-only OR BSD-2-Clause
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/iommu/toshiba,visconti-atu.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Toshiba ARM SoC Visconti5 IOMMU (ATU)
> +
> +maintainers:
> + - Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
> +
> +description: |+
> + IOMMU (ATU) driver can bse used for Visconti5's multimedia IPs, such as
Bindings are for hardware, not drivers.
> + DCNN (Deep Convolutional Neural Network), VIIF(Video Input), VOIF(Video
> + output), and others.
> +
> +properties:
> + compatible:
> + const: toshiba,visconti-atu
> +
> + reg:
> + maxItems: 1
> +
> + "#iommu-cells":
> + const: 0
> +
> + toshiba,max-entry:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description: The size of entry for address
> + enum:
> + - 16
> + - 32
> +
> + toshiba,reserved-entry:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description: The reserve number of entry address.
> + default: 0
> + minimum: 0
> + maximum: 32
These 2 need a better description of what they are for.
> +
> +required:
> + - compatible
> + - reg
> + - "#iommu-cells"
> + - toshiba,max-entry
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + soc {
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + atu_affine0: iommu@1400f000 {
Drop unused labels.
> + compatible = "toshiba,visconti-atu";
> + reg = <0 0x1400F000 0 0x1000>;
> + toshiba,max-entry = <16>;
> + toshiba,reserved-entry = <1>;
> + #iommu-cells = <0>;
> + };
> + };
> --
> 2.36.0
>
>
>
next prev parent reply other threads:[~2022-06-02 13:44 UTC|newest]
Thread overview: 45+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-25 1:31 [PATCH 0/3] Add Visconti5 IOMMU driver Nobuhiro Iwamatsu
2022-05-25 1:31 ` Nobuhiro Iwamatsu
2022-05-25 1:31 ` Nobuhiro Iwamatsu
2022-05-25 1:31 ` [PATCH 1/3] iommu: " Nobuhiro Iwamatsu
2022-05-25 1:31 ` Nobuhiro Iwamatsu
2022-05-25 1:31 ` Nobuhiro Iwamatsu
2022-05-25 4:45 ` kernel test robot
2022-05-25 4:45 ` kernel test robot
2022-05-25 4:45 ` kernel test robot
2022-05-25 6:09 ` kernel test robot
2022-05-25 6:09 ` kernel test robot
2022-05-25 6:09 ` kernel test robot
2022-05-25 6:26 ` Baolu Lu
2022-05-25 6:26 ` Baolu Lu
2022-05-25 6:26 ` Baolu Lu
2022-05-25 18:26 ` Jason Gunthorpe via iommu
2022-05-25 18:26 ` Jason Gunthorpe
2022-05-25 18:26 ` Jason Gunthorpe
2022-05-26 0:43 ` Tian, Kevin
2022-05-26 0:43 ` Tian, Kevin
2022-05-26 0:43 ` Tian, Kevin
2022-05-26 1:40 ` Jason Gunthorpe via iommu
2022-05-26 1:40 ` Jason Gunthorpe
2022-05-26 1:40 ` Jason Gunthorpe
2022-06-20 5:49 ` nobuhiro1.iwamatsu
2022-06-20 5:49 ` nobuhiro1.iwamatsu
2022-06-20 5:49 ` nobuhiro1.iwamatsu
2022-06-24 13:39 ` Jason Gunthorpe via iommu
2022-06-24 13:39 ` Jason Gunthorpe
2022-06-24 13:39 ` Jason Gunthorpe
2022-06-20 2:15 ` nobuhiro1.iwamatsu
2022-06-20 2:15 ` nobuhiro1.iwamatsu
2022-06-20 2:15 ` nobuhiro1.iwamatsu
2022-05-25 9:36 ` kernel test robot
2022-05-25 9:36 ` kernel test robot
2022-05-25 9:36 ` kernel test robot
2022-05-25 1:31 ` [PATCH 2/3] iommu: bindings: Add binding documentation for Toshiba Visconti5 IOMMU device Nobuhiro Iwamatsu
2022-05-25 1:31 ` Nobuhiro Iwamatsu
2022-05-25 1:31 ` Nobuhiro Iwamatsu
2022-06-02 13:43 ` Rob Herring [this message]
2022-06-02 13:43 ` Rob Herring
2022-06-02 13:43 ` Rob Herring
2022-05-25 1:31 ` [PATCH 3/3] MAINTAINERS: Add entries for Toshiba Visconti5 IOMMU Nobuhiro Iwamatsu
2022-05-25 1:31 ` Nobuhiro Iwamatsu
2022-05-25 1:31 ` Nobuhiro Iwamatsu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220602134354.GA2170842-robh@kernel.org \
--to=robh@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=iommu@lists.linux-foundation.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=will@kernel.org \
--cc=yuji2.ishikawa@toshiba.co.jp \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.