From: Rob Herring <robh@kernel.org>
To: Conor Dooley <conor.dooley@microchip.com>
Cc: Lewis Hanly <lewis.hanly@microchip.com>,
Daire McNamara <daire.mcnamara@microchip.com>,
Albert Ou <aou@eecs.berkeley.edu>,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Vattipalli Praveen <praveen.kumar@microchip.com>,
Rob Herring <robh+dt@kernel.org>,
Hugh Breslin <hugh.breslin@microchip.com>,
Shravan Chippa <shravan.chippa@microchip.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Paul Walmsley <paul.walmsley@sifive.com>,
Wolfgang Grandegger <wg@aries-embedded.de>,
devicetree@vger.kernel.org, Cyril Jean <Cyril.Jean@microchip.com>
Subject: Re: [PATCH v3 2/9] dt-bindings: riscv: microchip: document the aries m100pfsevp
Date: Wed, 7 Sep 2022 15:39:38 -0500 [thread overview]
Message-ID: <20220907203938.GA301364-robh@kernel.org> (raw)
In-Reply-To: <20220901133403.3392291-3-conor.dooley@microchip.com>
On Thu, 01 Sep 2022 14:33:57 +0100, Conor Dooley wrote:
> Add a compatible for the Aries Embedded M100PFSEVP SOM + EVK platform.
>
> Link: https://www.aries-embedded.com/polarfire-soc-fpga-microsemi-m100pfs-som-mpfs025t-pcie-serdes
> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
> ---
> Documentation/devicetree/bindings/riscv/microchip.yaml | 1 +
> 1 file changed, 1 insertion(+)
>
Acked-by: Rob Herring <robh@kernel.org>
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Conor Dooley <conor.dooley@microchip.com>
Cc: Lewis Hanly <lewis.hanly@microchip.com>,
Daire McNamara <daire.mcnamara@microchip.com>,
Albert Ou <aou@eecs.berkeley.edu>,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Vattipalli Praveen <praveen.kumar@microchip.com>,
Rob Herring <robh+dt@kernel.org>,
Hugh Breslin <hugh.breslin@microchip.com>,
Shravan Chippa <shravan.chippa@microchip.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Paul Walmsley <paul.walmsley@sifive.com>,
Wolfgang Grandegger <wg@aries-embedded.de>,
devicetree@vger.kernel.org, Cyril Jean <Cyril.Jean@microchip.com>
Subject: Re: [PATCH v3 2/9] dt-bindings: riscv: microchip: document the aries m100pfsevp
Date: Wed, 7 Sep 2022 15:39:38 -0500 [thread overview]
Message-ID: <20220907203938.GA301364-robh@kernel.org> (raw)
In-Reply-To: <20220901133403.3392291-3-conor.dooley@microchip.com>
On Thu, 01 Sep 2022 14:33:57 +0100, Conor Dooley wrote:
> Add a compatible for the Aries Embedded M100PFSEVP SOM + EVK platform.
>
> Link: https://www.aries-embedded.com/polarfire-soc-fpga-microsemi-m100pfs-som-mpfs025t-pcie-serdes
> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
> ---
> Documentation/devicetree/bindings/riscv/microchip.yaml | 1 +
> 1 file changed, 1 insertion(+)
>
Acked-by: Rob Herring <robh@kernel.org>
next prev parent reply other threads:[~2022-09-07 20:40 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-09-01 13:33 [PATCH v3 0/9] New PolarFire SoC devkit devicetrees & 22.09 reference design updates Conor Dooley
2022-09-01 13:33 ` Conor Dooley
2022-09-01 13:33 ` [PATCH v3 1/9] dt-bindings: riscv: microchip: document icicle reference design Conor Dooley
2022-09-01 13:33 ` Conor Dooley
2022-09-01 13:33 ` [PATCH v3 2/9] dt-bindings: riscv: microchip: document the aries m100pfsevp Conor Dooley
2022-09-01 13:33 ` Conor Dooley
2022-09-07 20:39 ` Rob Herring [this message]
2022-09-07 20:39 ` Rob Herring
2022-09-01 13:33 ` [PATCH v3 3/9] dt-bindings: riscv: microchip: document the sev kit Conor Dooley
2022-09-01 13:33 ` Conor Dooley
2022-09-01 13:33 ` [PATCH v3 4/9] riscv: dts: microchip: add pci dma ranges for the icicle kit Conor Dooley
2022-09-01 13:33 ` Conor Dooley
2022-09-01 13:34 ` [PATCH v3 5/9] riscv: dts: microchip: move the mpfs' pci node to -fabric.dtsi Conor Dooley
2022-09-01 13:34 ` Conor Dooley
2022-09-01 13:34 ` [PATCH v3 6/9] riscv: dts: microchip: icicle: update pci address properties Conor Dooley
2022-09-01 13:34 ` Conor Dooley
2022-09-01 13:34 ` [PATCH v3 7/9] riscv: dts: microchip: icicle: re-jig fabric peripheral addresses Conor Dooley
2022-09-01 13:34 ` Conor Dooley
2022-09-01 13:34 ` [PATCH v3 8/9] riscv: dts: microchip: add sevkit device tree Conor Dooley
2022-09-01 13:34 ` Conor Dooley
2022-09-01 13:34 ` [PATCH v3 9/9] riscv: dts: microchip: add a devicetree for aries' m100pfsevp Conor Dooley
2022-09-01 13:34 ` Conor Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220907203938.GA301364-robh@kernel.org \
--to=robh@kernel.org \
--cc=Cyril.Jean@microchip.com \
--cc=aou@eecs.berkeley.edu \
--cc=conor.dooley@microchip.com \
--cc=daire.mcnamara@microchip.com \
--cc=devicetree@vger.kernel.org \
--cc=hugh.breslin@microchip.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=lewis.hanly@microchip.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=praveen.kumar@microchip.com \
--cc=robh+dt@kernel.org \
--cc=shravan.chippa@microchip.com \
--cc=wg@aries-embedded.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.